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INTÉGRATION DES EXIGENCES LIÉES AUX SPÉCIFICATIONS ET AUX TESTS
SOUS FORME DE CONTRAINTES DANS LES STRATÉGIES DE VÉRIFICATION
DES CIRCUITS ANALOGIQUES ET MIXTES 2D ET 3D
Najla AZIZI
RÉSUMÉ
Les circuits analogiques et mixtes sont aujourd’hui omniprésents dans les circuits intégrés
modernes. Ils sont principalement utilisés dans l’interface entre les signaux du monde réel et
le monde numérique. Face à la complexité croissante de ces circuits, plusieurs déﬁs se présen-
tent lors de leur phase de vériﬁcation. Selon des études, le nombre de circuits défectueux est
en constante croissance et a atteint son maximum au cours des dernières années. Parmi ceux
qui échouent 47% sont défectueux en raison de spéciﬁcations incorrectes ou incomplètes. Les
contraintes imposées par le test sont aussi mises en cause. Ces dernières peuvent être de type
physique (ceci inclut les signaux nécessaires pour l’interface avec l’appareillage de test, les im-
pédances d’entrée, etc.) ou environnementales (tension, température, etc.). Malheureusement,
le fait de ne pas considérer ces contraintes peut faire en sorte que les circuits soient moins per-
formants ou même défectueux. Actuellement, de nombreuses techniques de vériﬁcation sont
proposées aﬁn d’obtenir des circuits intégrés parfaitement conformes aux spéciﬁcations du pre-
mier coup. Toutefois, le nombre très élevé de circuits défectueux et qui requièrent (au moins)
une nouvelle itération de design montre bien le besoin de nouvelles techniques plus efﬁcaces et
fort rigoureuses. Dans cette thèse, nous proposons une méthodologie de vériﬁcation systéma-
tique des circuits analogiques et mixtes permettant de rendre plus complètes et cohérentes les
spéciﬁcations. La méthodologie préconisée est basée sur l’insertion hâtive des tests associés
à chacune des spéciﬁcations. Elle consiste à exploiter les contraintes introduites par les tests
et les spéciﬁcations elles-mêmes aﬁn de mieux les expliciter et les documenter réduisant ainsi
le nombre de circuits défectueux en raison de spéciﬁcations incorrectes ou incomplètes. Ceci
est effectué en faisant l’extraction de ces contraintes et en les appliquant lors de la phase de
vériﬁcation. Aﬁn de permettre une analyse plus complète et systématique de ces contraintes et
de déterminer leurs impacts sur le comportement des circuits analogiques et mixtes nous avons
développé un algorithme à deux phases. Lors de la première phase, l’algorithme effectue
l’intégration automatique des contraintes dans le modèle comportemental du circuit. Lors de
la deuxième phase, il fait la vériﬁcation des spéciﬁcations dans un environnement de simula-
tion sous Matlab. Appliquée aux circuits intégrés bidimensionnels (2D) et tridimensionnels
(3D), l’approche proposée a permis de détecter des spéciﬁcations non rencontrées ou encore
qui n’ont pu être adéquatement vériﬁées en raison des contraintes liées aux spéciﬁcations et/ou
aux tests.
Mots-clés: Vériﬁcation des circuits analogiques et mixtes, Circuits intégrés 2D/ 3D, Con-
traintes associées aux spéciﬁcations et aux tests.

INTEGRATING SPECIFICATION AND TEST REQUIREMENTS AS
CONSTRAINTS IN VERIFICATION STRATEGIES FOR 2D AND 3D ANALOG AND
MIXED SIGNAL DESIGNS
Najla AZIZI
ABSTRACT
Analog and Mixed Signal (AMS) designs are essential components of today’s modern Inte-
grated Circuits (ICs) used in the interface between real world signals and the digital world.
They present, however, signiﬁcant veriﬁcation challenges. Out-of-speciﬁcation failures in
these systems have steadily increased, and have reached record highs in recent years. In-
creasing design complexity, incomplete/wrong speciﬁcations (responsible for 47% of all non
functional ICs) as well as additional challenges faced when testing these systems are obvious
reasons. A particular example is the escalating impact of realistic test conditions with respect to
physical (interface between the device under test (DUT) and the test instruments, input-signal
conditions, input impedance, etc.), functional (noise, jitter) and environmental (temperature)
constraints. Unfortunately, the impact of such constraints could result in a signiﬁcant loss of
performance and design failure even if the design itself was ﬂawless. Current industrial ver-
iﬁcation methodologies, each addressing speciﬁc veriﬁcation challenges, have been shown to
be useful for detecting and eliminating design failures. Nevertheless, decreases in ﬁrst pass
silicon success rates illustrate the lack of cohesive, efﬁcient techniques to allow a predictable
veriﬁcation process that leads to the highest possible conﬁdence in the correctness of AMS
designs. In this PhD thesis, we propose a constraint-driven veriﬁcation methodology for mon-
itoring speciﬁcations of AMS designs. The methodology is based on the early insertion of
test(s) associated with each design speciﬁcation. It exploits speciﬁc constraints introduced by
these planned tests as well as by the speciﬁcations themselves, as they are extracted and used
during the veriﬁcation process, thus reducing the risk of costly errors caused by incomplete,
ambiguous or missing details in the speciﬁcation documents. To fully analyze the impact of
these constraints on the overall AMS design behavior, we developed a two-phase algorithm that
automatically integrates them into the AMS design behavioral model and performs the speciﬁ-
cations monitoring in a Matlab simulation environment. The effectiveness of this methodology
is demonstrated for two-dimensional (2D) and three-dimensional (3D) ICs. Our results show
that our approach can predict out-of-speciﬁcation failures, corner cases that were not covered
using previous veriﬁcation methodologies. On one hand, we show that speciﬁcations satisﬁed
without speciﬁcation and test-related constraints have failed in the presence of these additional
constraints. On the other hand, we show that some speciﬁcations may degrade or even cannot
be veriﬁed without adding speciﬁc speciﬁcation and test-related constraints.
Keywords: Analog/Mixed-Signal veriﬁcation, 2D ICs, 3D ICs, Speciﬁcation/Test-related
constraints.

TABLE OF CONTENTS
Page
INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
CHAPTER 1 PRELIMINARIES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
1.1 Speciﬁcations and Test-related Constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
1.2 Examples Showing the Impact of Speciﬁcation and Test-related Constraints
on AMS Designs performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
1.3 Analog Behavioral Modeling using PSpice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
1.4 Fundamentals of Mixed Signal Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
1.4.1 Test Speciﬁcation Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
1.4.2 Mixed-Signal Tester Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
1.4.2.1 Test Techniques for Two-dimensional AMS Integrated
Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
1.4.2.2 Test Techniques for Three-dimensional Integrated
Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
CHAPTER 2 LITERATURE OVERVIEW .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.2 System Veriﬁcation Techniques for Two-dimensional AMS Integrated
Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.2.1 Simulation-Based Techniques . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
2.2.2 Formal Veriﬁcation Techniques . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
2.2.3 Relevant Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
2.3 System Veriﬁcation Techniques for Three-dimensional Integrated Circuits . . . . . . . . . 40
2.3.1 Relevant Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
2.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
CHAPTER 3 PROPOSED VERIFICATION METHODOLOGY . . . . . . . . . . . . . . . . . . . . . . . . 45
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.2 Constraint-driven Veriﬁcation Methodology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.2.1 Monitoring speciﬁcations of AMS designs in the presence of
speciﬁcation and test-related constraints: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.2.1.1 Extraction Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.2.1.2 Modeling Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3.2.1.3 Veriﬁcation Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.2.2 Monitoring speciﬁcations of AMS designs in the presence of
speciﬁcation and test-related constraints with tester’s components
characteristics: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
3.2.2.1 Extraction Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.2.2.2 Modeling Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
3.2.2.3 Veriﬁcation Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
XII
3.3 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
CHAPTER 4 CASE STUDIES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
4.1 Commercial Frequency Synthesizer IC based on a Charge Pump Phase-
Locked Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
4.1.1 Identiﬁcation of Relevant Speciﬁcation and Test-related
Constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
4.1.2 CP PLL based frequency synthesizer Behavioral Model . . . . . . . . . . . . . . . . . . . 65
4.1.3 Veriﬁcation Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
4.2 3D Clock Tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
4.2.1 Identiﬁcation of Relevant Speciﬁcation and Test-related
Constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
4.2.2 3D Clock Tree Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
4.2.3 Veriﬁcation Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
4.3 Sigma-Delta Modulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
4.3.1 Identiﬁcation of Relevant Speciﬁcation and Test-related
Constraints and Tester Components Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 80
4.3.2 Sigma-Delta Modulator Behavioral Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
4.3.3 Veriﬁcation Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
4.4 Complexities and Costs of the Proposed Constraint-based Veriﬁcation
Approach . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
4.5 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
CONCLUSION AND RECOMMENDATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
APPENDIX I A CONSTRAINT-BASED PROPERTY CHECKING TOOL
FOR 2D AND 3D AMS DESIGNS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
BIBLIOGRAPHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
LIST OF TABLES
Page
Table 1.1 Speciﬁcation and Test-related constraints for an 8-bit ADC dynamic
speciﬁcations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 1.2 Components of error in a given speciﬁcation of accuracy
(Burns & Roberts, 2001) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 2.1 Veriﬁcation Techniques for 2D ICs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 4.1 Speciﬁcations of the CP-PLL frequency synthesizer IC (Freescale
Semiconductor, 1999). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 4.2 Parameters for the CP-PLL based frequency synthesizer Model
(Freescale Semiconductor, 1999). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 4.3 Simulation results with and without speciﬁcation and test-related
constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 4.4 Speciﬁcations of the sigma-delta modulator (Brigati et al., 1999). . . . . . . . . . . . . 80
Table 4.5 Simulation results with and without speciﬁcation and test-related
constraints and tester components characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Table 4.6 Simulation Run-Times of the constraint-based property checking
algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

LIST OF FIGURES
Page
Figure 0.1 The chip design process (Wile et al., 2005) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Figure 0.2 Veriﬁcation Productivity vs. Bug Discovery (Wile et al., 2005) . . . . . . . . . . . . . . 4
Figure 0.3 The costs of undetected bugs over time (Wile et al., 2005) . . . . . . . . . . . . . . . . . . . . 5
Figure 1.1 Audio interface test scheme (Burns & Roberts, 2001). The
different operation modes detailed at the bottom of the ﬁgure apply
to all switches. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 1.2 ADC testing environment (Comte et al., 2003) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 1.3 VCO behavioral model (Wilson, 1989) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 1.4 Mixed-signal tester architecture (Burns & Roberts, 2001). . . . . . . . . . . . . . . . . . . . 20
Figure 1.5 Typical analog test setup (Roberts, 1996). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 1.6 DSP-based measurement system (Roberts, 1996). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 2.1 Assertion Based Veriﬁcation Environment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 2.2 A Typical Model Checking System (Wile et al., 2005) . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 3.1 Constraint-driven Veriﬁcation Methodology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Figure 3.2 Design Speciﬁcations & Constraints Extraction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 3.3 Netlist File Generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Figure 3.4 Extended version of the constraint-driven veriﬁcation methodology. . . . . . . . . 57
Figure 3.5 Extraction Phase: Extended version . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 3.6 Netlist File Generation: Extended version . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Figure 4.1 Speciﬁcation Test Circuit (Freescale Semiconductor, 1999). . . . . . . . . . . . . . . . . . 62
Figure 4.2 Application Circuit (Freescale Semiconductor, 1999). . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 4.3 Power Distribution Network. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 4.4 Power Distribution Network impedance proﬁle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
XVI
Figure 4.5 CP-PLL based frequency synthesizer Block Diagram (Freescale
Semiconductor, 1999).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 4.6 CP-PLL based frequency synthesizer ABM Model (Freescale
Semiconductor, 1999) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 4.7 HB1 block: PFD with Dual Charge Pumps & Reference Oscillator
ABM Models (Freescale Semiconductor, 1999) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 4.8 HB block: Reference Oscillator ABM Model (Freescale
Semiconductor, 1999) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 4.9 HB2 block: VCO ABM Model (Freescale Semiconductor, 1999) . . . . . . . . . . . 69
Figure 4.10 Simulation results of the lock time speciﬁcation: Results with
speciﬁcation and test-related constraints. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 4.11 Simulation results of the lock time speciﬁcation: Results without
speciﬁcation and test-related constraints. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 4.12 Speciﬁcation Test Circuits for: (a) post-bond 3D clock tree, (b)
pre-bond testable 2D clock tree on die-0, (c) pre-bond testable 2D
clock tree on die-1 (Zhao et al., 2011) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 4.13 Sigma-Delta Modulator Behavioral Model (Brigati et al., 1999) . . . . . . . . . . . . 82
Figure 4.14 Simulation results of the SNDR and
Resolution (Rbit) speciﬁcations: Results without speciﬁcation and
test-related constraints and tester components characteristics . . . . . . . . . . . . . . . . 83
Figure 4.15 Simulation results of the SNDR
and Resolution (Rbit) speciﬁcations:Results with speciﬁcation and
test-related constraints and tester components characteristics . . . . . . . . . . . . . . . . 85
Figure 4.16 Shmoo Plotting of Sigma-Delta Modulator Results. . . . . . . . . . . . . . . . . . . . . . . . . . . 86
LIST OF ALGORITHMS
Page
Algorithm 3.1 Constraint-based Modeling and Veriﬁcation Algorithm . . . . . . . . . . . . . . . . . . 48
Algorithm 3.2 Constraints Tolerance Limits Variation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Algorithm 3.3 Constraints Values Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Algorithm 3.4 Netlist File Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Algorithm 3.5 Netlist File Generation: Pre-veriﬁcation step . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Algorithm 3.6 Property Checker . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Algorithm 3.7 Netlist File Generation for the extended version: Pre-
veriﬁcation step . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

LIST OF ABREVIATIONS
ABM Analog Behavioral Modeling
ABV Assertion Based Veriﬁcation
ADC Analog-to-Digital Converter
AMS Analog Mixed Signal
ASIC Application Speciﬁc Integrated Circuits
ASL Analog Speciﬁcation Language
ATE Automated Test Equipment
AWG Arbitrary Waveform Generators
BDD Binary Decision Diagram
CRV Constrained Random Veriﬁcation
CAD Computer-Aided Design
DAC Digital-to-Analog Converter
dB Decibel
DfT Design-for-Testability
DUT Device Under Test
DUV Design Under Veriﬁcation
FFT Fast Fourier Transform
FSM Finite State Machine
HDL Hardware Description Language
XX
IC Integrated Circuit
IP Intellectual Property
LPN Labeled Petri Net
LSB Least Signiﬁcant Bit
OTA Overall Timing Accuracy
PARD Periodic And Random Deviation
PCB Printed Circuit Board
PDN Power Distribution Network
PLL Phase Locked Loop
PSL Property Speciﬁcation Language
RF Radio Frequency
RMS Root-Mean Square
RTL Register Transfer Logic
RTV Run-Time Veriﬁcation
SFDR Spurious Free Dynamic Range
SNDR Signal-to-Noise and Distortion Ratio
SoC System on Chip
SPICE Simulation Program with Integrated Circuit Emphasis
SVA System-Verilog Assertions
THD Total Harmonic Distortion
XXI
TMS Time Measurement System
TSV Through-Silicon Vias
VCO Voltage Controlled Oscillator
VRM Voltage Regulator Module

INTRODUCTION
System-on-Chip (SoC) designs are pervasive in our modern life. They are deployed at the heart
of various product systems such as popular lifestyle consumer electronics (smartphones, lap-
tops, cameras, etc.), automotive embedded systems, avionic systems and advanced telecommu-
nications computing architecture. A SoC enables integration of different intellectual property
(IP) units, radio frequency (RF) modules, advanced microprocessor and analog/mixed-signal
(AMS) circuitry into a single chip. Cornerstones of SoCs are AMS designs (Ken et al., 2000)
which are integrated circuits (IC) needed at the interface with the real world. Unlike digi-
tal designs, the veriﬁcation of AMS designs presents several unique challenges. Indeed, the
performance of analog circuits is expressed directly in terms of continuous electrical quanti-
ties and is generally sensitive to environment factors such as signal noise and current leakage.
Among the important functionalities of AMS designs are generating timing references, fre-
quency synthesis and circuit biasing which is required for correct and stable function of the
SoC. Moreover, front and back end AMS designs are used to convert between analog and dig-
ital data representations. As such, they play a crucial role in the overall SoC performance
and it is essential that they are devoid of functional errors. However, these systems are built by
humans and they can make errors during the design. These errors can occur for a variety of rea-
sons such as some confusion in understanding the systems speciﬁcations, misinterpretation of
any speciﬁcation requirement, etc. Unfortunately, a large number of errors are often discovered
after the release of the design as stated in several manufacturer errata documents (Advanced
Micro Devices, 2005; International Business Machines Corporation, 2005; Intel Corporation,
2000, 2007, 2010; Texas Instruments, 2018).
The aftermath of functional bugs can be avoided when they are detected early in the design
process. However, a functional bug released in the ﬁnal design product entails modiﬁcations
to the manufacturing process, known as respins, to get a ﬂawless design. Respins cause sig-
niﬁcant time-to-market delays and ﬁnancial losses. A typical example is the Pentium FDIV
2bug that affected the ﬂoating point unit of original Pentium processor models. The company
attributed the bug to missing entries in the lookup table employed by the ﬂoating-point divi-
sion circuitry. Ultimately, the affected chips were recalled at a cost of $475 million for the
company (Markoff, 2008). The same defect today would be much more costly due to faster
ramp up timelines. Therefore, it is essential to ensure that the design operates correctly and
in accordance with the manufacturer’s speciﬁcations at early design phases. Oftentimes, the
primary reason for errors in AMS ICs is due to a misunderstanding or ambiguous information
about the original design speciﬁcations (Rashinkar et al., 2001). Ambiguity may arise from
partially missing details about speciﬁcation requirements (e.g., maximum allowable tolerances
on external environmental parameters) or test requirements deemed necessary to guarantee that
performance speciﬁcations are met. In either case, ambiguous deﬁnition of design speciﬁca-
tions leads to yield loss and respins.
Nowadays, design veriﬁcation is by far the most critical path in the chip design process (Wile
et al., 2005), depicted in Figure 0.1, where signiﬁcant efforts are invested to improve ﬁrst pass
quality and optimize yields.
A study (Wile et al., 2005), depicted in Figure 0.2, reveals that improving veriﬁcation produc-
tivity drives the bug discovery earlier in the design process and thus decreases schedule and
costs. This is not surprising, as in reality, if a bug is caught early during veriﬁcation, it costs
little to ﬁx. However, it is more costly when caught during test and even the most costly if the
customer ﬁnds the problem as illustrated in Figure 0.3.
Over the last decade, various techniques have been proposed to remove latent issues and to help
minimize the number of respins. Yet, advancement in the discipline required for successful chip
and system veriﬁcation has not evolved at a sufﬁcient speed to handle the ever increasing design
complexity. As a result of this deﬁciency, a considerable portion of the total design cycle time is
devoted to the veriﬁcation process. According to (Cadence Design Systems, 2007), 70 % of the
3Figure 0.1 The chip design process (Wile et al., 2005)
product respin are due to functional bugs, with industry/research team devoting about 80 % of
effort to pre-silicon veriﬁcation (Robert, 2005). In pre-silicon veriﬁcation, which is performed
at different abstraction levels, the task is to ensure that the logic in a software model of the
hardware design operates correctly under all circumstances as stipulated by the speciﬁcations.
Once ﬁrst silicon prototypes are available, post-silicon validation tests come into play to detect
manufacturing defects. All in all, the ultimate goal of pre-silicon veriﬁcation and post-silicon
validation is to ensure that the ﬁnal chip product strictly obeys its predeﬁned speciﬁcations. In
spite of the complementarity of the two approaches, their application at different stages in the
chip design process still leaves room for potential undiscovered bugs.
4Figure 0.2 Veriﬁcation Productivity vs. Bug Discovery
(Wile et al., 2005)
A key issue not yet addressed by traditional veriﬁcation techniques is to early and efﬁcacy
account for speciﬁcation testing requirements when we verify an AMS design. Indeed, one
aspect of test which is usually beyond the scope of functional veriﬁcation, is the presence of
additional requirements. These include, for example, adequate interfaces between the tester
and the device under test (DUT), extra test access points or speciﬁc sub-circuits which may
be incorporated into the design structure to make the test cost effective or simply feasible.
Moreover, probing devices may alter their functionality in unexpected ways. This is in addition
to other challenges that may arise from various parasitic effects such as noise and operating
environment conditions.
To fully analyze this impact on the overall AMS design behavior and meet the performance
speciﬁcation, it is necessary to adequately deﬁne the additional speciﬁcation and test require-
ments and to assign appropriate values to their associated elements early on in the design
process. However, in reality, adequate values for some speciﬁcation and test requirements are
seldom clearly deﬁned or provided in the design preliminary datasheet. This is because usually
5Figure 0.3 The costs of undetected bugs over time
(Wile et al., 2005)
these additional requirements are not allocated higher priority before the test phase, until fab-
rication is complete. For some type of requirements which, if not adequately deﬁned, it could
be too late to make the necessary changes during the test phase. It is therefore of great utility
to the veriﬁcation engineer to build appropriate modeling and veriﬁcation paradigm to better
handle speciﬁcation testing requirements at a high level of abstraction.
Problem Statement
While AMS modules account only for a small part of the whole SoC (25 % or even less),
they are the source of more than 75 % of design problems and risks (Eisawy, 2012). Various
veriﬁcation methodologies, each addressing speciﬁc veriﬁcation challenges, have been shown
to be useful for detecting and eliminating design failures. Nevertheless, poor “ﬁrst time” design
success rates, falling to 28 % (FarWest Research and Mentor Graphics, 2007), illustrate the
lack of cohesive and efﬁcient techniques to allow a predictable veriﬁcation process that leads
to the highest possible conﬁdence in the correctness of designs. In the current state-of-the
art, multiple approaches were concerned with high-level modeling and veriﬁcation of AMS
6designs to allow early detection of functional bugs (Pichon et al., 1995; Navin et al., 1997;
Gerlach & Rosenstiel; Bonnerud et al., 2001; Bjornsen & Ytterdal, 2003; Dubikhin et al.,
2016). Though, these attempts to solve the AMS veriﬁcation problem fall short in addressing
some real-world uncertainties related to the design behavior due to:
• The functionality of analog blocks within AMS systems is most directly expressed in
terms of continuous electrical quantities and is normally inﬂuenced by higher order phys-
ical effects when designing in deep submicron (e.g., current leakage, increased parasitics,
etc.) in addition to the fact that these systems usually act upon unpredictable environ-
mental conditions like temperature effects and random noise effects that can alter their
behavior in unexpected ways. Several simulation-based veriﬁcation techniques were fo-
cussed on studying the circuit behavior under such conditions at the circuit-level which
is extremely costly in terms of computation time and memory resources.
• An AMS design has to meet two conﬂicting demands since on the one hand it has to
represent the real physical behavior of the design as accurately as possible and on the
other hand it must be sufﬁciently simple in order to maintain the computing time for
veriﬁcation reasonably short. Therefore, moving circuit analysis to a higher level of
abstraction while trading off some accuracy is extremely valuable in detecting circuit
failures earlier in the design cycle and consequently in raising conﬁdence in the end
product.
• Veriﬁcation of AMS designs is primarily based on checking their conformance with re-
spect to an initial product design speciﬁcation. There can be inconsistencies in the spec-
iﬁcation itself which could result in an erroneous design behavior. Up to the present
time, the problem of conﬂicts or inaccuracies in the speciﬁcation plans still does not go
7away completely. Consequently, ﬁnding a way to detect and avoid incomplete or am-
biguous speciﬁcations that result in costly rectiﬁcation work is also extremely valuable
in detecting design failures earlier in the design process.
To sum up, a key for a sound veriﬁcation of AMS designs is an appropriate model that best
describes their functional behavior in the real operating environment and efﬁciently account for
the additional speciﬁcation and test requirements, in particular those that can affect the design,
during the early design phases. This will help in the early discovery of out-of-speciﬁcation
failures and will allow designers to make the necessary changes before committing designs
to manufacture which will reduce the risk of costly errors. In this thesis we present a novel
constraint-driven veriﬁcation methodology for 2D and 3D AMS designs that leverages speciﬁc
speciﬁcation and test requirements to gain a better analysis and understanding of each design
speciﬁcation and consequently to keep track of any inconsistent, incomplete or ambiguous
speciﬁcation information and to enable early out-of-speciﬁcation failures detection.
Thesis Objectives
The main objective of this thesis is to enhance the detection of hidden out-of-speciﬁcation
failures, usually dealt with during the test phase, at higher levels of abstraction. Our main focus
lies on speciﬁcation errors caused by missing or incomplete deﬁnition about their speciﬁcation
and test-related constraints. This is achieved through the development of a uniﬁed modeling
and veriﬁcation approach for automatically monitoring speciﬁcations of AMS designs in the
presence of speciﬁcation and test-related constraints. In particular, we aim at developing:
• A modeling method for AMS designs that efﬁciently account for the additional speci-
ﬁcation and test-related constraints and allows to predict, in an early design phase, the
circuit behavior under extreme testing conditions (e.g., operational temperature levels,
random noise effects etc). Modeling requires the deﬁnition of at least one test scheme
8for each design speciﬁcation to demonstrate speciﬁcation compliance. Yet, even if tests
are conducted at the end of the process, they are commonly deﬁned as soon as the de-
sign high-level implementation (even if partially complete) exists and the global design
input/output (I/O) interfaces are deﬁned. This early deﬁnition of test schemes serves two
purposes: 1) it avoids omission of important speciﬁcation and test-related constraints
during the design phase, such that the tests cannot be adequately performed or are not
cost effective, and 2) it helps in the early discovery of missing, incomplete or misunder-
stood speciﬁcations, by forcing a detailed analysis of all speciﬁcations.
• A veriﬁcation framework for systematic analysis of the completeness and coherence of
AMS design speciﬁcations with respect to speciﬁcation and test-related constraints. This
could be done through: 1) building a veriﬁcation checklist in order to ensure that all
the speciﬁcations are covered using at least one test and none of them is missed, 2)
building a list of speciﬁcation-related constraints, and 3) extracting the relevant test-
related constraints and integrating them into the constraint list and consequently into the
veriﬁcation process.
Thesis Contributions
The proposed approach will allow us to study some of the effects in a traditional mixed-signal
test environment at a higher level of abstraction, during design veriﬁcation phase. This is
very useful and essential for the performance evaluation of the fabricated AMS design. The
contribution of this thesis can be summarized with the following points:
• We provide a method to generate a set of additional constraints deﬁned based on the test-
ing techniques and strategies that are necessary to guarantee proper AMS circuit func-
tionality especially under extreme conditions.
9• We introduce an automated modeling approach which enables speciﬁcation and test-
related constraints integration and analysis during design veriﬁcation stage in order to
detect possible speciﬁcation conﬂicts or inaccuracies that could lead to complete system
failure and hence facilitate the total post-fabrication chip testing process.
• We extend the constraint-based veriﬁcation approach to handle set of performance fea-
tures derived from the mixed-signal tester. We perform a simulation-based technique to
assess the impact of the tester inaccuracies on the reliability of the test. Advantages of
the proposed approach are robustness and ﬂexibility to account for external tester char-
acteristics. The approach estimates the acceptance/rejection of the circuit with respect to
the tester’s characteristics.
• The whole thesis framework is developed as a Constraint-based Property Checker Matlab
tool for automatic modeling and veriﬁcation of AMS designs in the presence of speciﬁ-
cation and test-related constraints. The tool is implemented using Matlab based object-
oriented approach in form of object classes and functions.
Thesis Organization
The remainder of this thesis is organized as follows: Chapter 1 provides a more in-depth look
into speciﬁcation and test-related constraints, focusing on physical constraints as well as those
affecting the AMS design. Likewise, fundamentals of analog behavioral modeling as well as
mixed-signal testing for 2D and 3D ICs are presented to equip the reader with some concepts
that are going to be used in the rest of this thesis. Chapter 2 presents the different veriﬁcation
techniques applied to 2D and 3D ICs, along with a literature overview on the relevant work.
Chapter 3 describes the proposed methodology for modeling and verifying AMS designs in the
presence of speciﬁcation and test-related constraints. The second part of Chapter 3 presents an
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extension of the methodology to handle additional set of performance features derived from the
mixed-signal tester components used for speciﬁcations tests. The effectiveness of this method-
ology is demonstrated for several benchmarks in Chapter 4 namely, a commercial frequency
synthesizer IC based on a Charge Pump Phase-Locked Loop (CP-PLL), a sigma-delta mod-
ulator and a 3D clock tree IC. A number of interesting functional speciﬁcations are analyzed
and veriﬁed (part of this work was submitted for publication in the IET Computers & Digital
Techniques journal). Finally, some conclusions and prospective future research directions is
presented.
CHAPTER 1
PRELIMINARIES
This chapter presents some basic deﬁnitions of speciﬁcation and test-related constraints that
will be used as a part of the proposed modeling and veriﬁcation framework. It also highlights
the fundamentals of analog behavioral modeling as well as mixed-signal testing for 2D and 3D
ICs.
1.1 Speciﬁcations and Test-related Constraints
In system veriﬁcation, we verify that a design is correct with respect to speciﬁcations. Even if
the design is proven to be ﬂawless, there is still a question of how complete the speciﬁcations
are, and whether they effectively cover all possible behaviors of the design. The challenge
of writing complete speciﬁcations with a clear understanding of the systems functionality and
operational concepts is even more crucial in the design process. It turns out that one of the
main problems is incomplete or incorrect speciﬁcations, which miss essential informations or
have ambiguous information or may not be kept up as modiﬁcations take place in the design
process. Such deﬁciencies usually result in substantial design errors that might slip through the
veriﬁcation process. In this thesis, we take the veriﬁcation process a step further by eliciting
and analyzing additional speciﬁcation and test requirements in order to achieve better errors de-
tection as early as possible in the design process. To do so, we apply two types of constraints:
speciﬁcation-related constraints and test-related constraints. These constraints are used in the
proposed modeling and veriﬁcation approach as a means to ensure that speciﬁcations are com-
plete and unambiguous.
In general, speciﬁcations deﬁne the overall performance (power, speed, etc.) to be reached
during test for a given set of environmental conditions (voltage, temperature, etc.). We de-
ﬁne each {performance, condition} set as a speciﬁcation-related constraint. Each speciﬁcation
should have at least one test procedure used to ensure ﬁnal design compliance. The associated
test procedures are usually deﬁned prior to manufacture, as soon as the design initial model is
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established. This is useful to efﬁciently account for testing requirements, in particular those
that can affect the design, during the early design phases. Indeed, additional requirements may
come from the test itself. For example, testers are constrained by the limited amount of memory
available to store test patterns and responses, as well as the limited number of available tester
channels and the maximum frequency at which they can operate. Additionally, measurement
inaccuracies present a common problem when analog cores are tested in a mixed-signal test
environment based on digital processing (Best, 2003). This problem, gets even worse when
we have noisy DC power supply lines, improper grounding of the wafer probe, and a lack of
proper noise shielding of the wafer probe station (Lau, 2002). Add to this, extra test access
points or special interface circuits that may be needed to make the test cost effective, if not
simply feasible. Probing designs may alter their functionality in unexpected ways: this impact
must be considered during veriﬁcation. In this thesis, we deﬁne a test-related constraint as any
additional requirement linked to the test itself. We differentiate between two main categories
of test-related constraints: physical constraints (such as the interface between testers and the
DUT, input-signal conditions, input impedance, etc.) and constraints that can affect the design.
We deﬁne test-related constraints affecting the AMS design as those implemented by adding
speciﬁc sub-circuits or components to the design structure. Such constraints are mandatory to
achieve adequate speciﬁcation tests.
In what follows, we explain through concrete examples how omitting important speciﬁcation
and test-related constraints can affect AMS designs performance.
1.2 Examples Showing the Impact of Speciﬁcation and Test-related Constraints on AMS
Designs performance
Several concrete examples to highlight the impact of omitting important speciﬁcation and
test-related constraints during the early design phase are presented in (Shapiro et al., 1995;
Burns & Roberts, 2001; Comte, 2003). These include not providing adequate test points
for function performance measurement and inappropriate consideration early on in the design
phase on how large amounts of data will be reduced, analyzed, and reported.
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A particular example consists of a cellular telephone voice-band interface device used to con-
vert digital voice samples into an audio signal for the telephone’s earpiece (Burns & Roberts,
2001). The test scheme used for the audio interface is illustrated in Figure 1.1.
Figure 1.1 Audio interface test scheme (Burns & Roberts, 2001).
The different operation modes detailed at the bottom of the ﬁgure
apply to all switches.
This device has failed the gain error speciﬁcation tests. The cause of failure was from lack of
early consideration of test-related constraints. In fact, failure analysis revealed that the Digital-
to-Analog Converter (DAC) was contributing additional gain error of 0.2dB due to a parasitic
resistance in the DAC reference voltage used to set the full-scale range of the DAC. Likewise,
the power ampliﬁer sub-block was introducing a gain error of -0.7 dB due to inappropriate
transistor sizing which explains the total channel gain error of -0.5dB failing by -0.45dB (the
gain error speciﬁcation is 0dB ± 0.05 dB as deﬁned in the device’s datasheet).
In this particular case, it is very likely that the design error was not caught by the veriﬁcation
process because of an underestimation of the multiple test access points impact on the design
performance. Incomplete speciﬁcations of sub-blocks might also have played some role. These
test points were added for analog signal observability purposes and represent a good example
of test-related constraints. If these test points were of great help identifying the design root
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cause of failure, their presence could have been leveraged to detect the error before fabrication.
Indeed, an early deﬁnition of sub-block tests would have forced a more detailed analysis of
the test access point impact as well as a more rigorous deﬁnition of the sub-block speciﬁca-
tions. More speciﬁcally, the overall gain error speciﬁcation would have been explicitly broken
down. Each of these speciﬁcations would therefore have been more rigorously veriﬁed with
respect to its speciﬁcation and test-related constraints, namely the appropriate values of the
parasitic resistance and the power ampliﬁer transistor sizes, using a compatible veriﬁcation
checklist. This would insure that none of these informations is missed. Both speciﬁcation and
test-related constraints for mixed-signal integrated circuits represent thus a key for a ﬁrst pass
silicon success.
Another example to highlight different types of speciﬁcation and test-related constraints is pre-
sented in (Comte et al., 2003). It consists of an ADC device that was shown out of compliance
with the required speciﬁcations due to the effect of additional constraints summarized in Table
1.1 (columns 2 and 3).
Table 1.1 Speciﬁcation and Test-related constraints for
an 8-bit ADC dynamic speciﬁcations
Speciﬁcations Speciﬁcation-related
Constraints
Test-related Constraints
1. SNDR
(Signal-to-Noise and
Distortion Ratio)
min=48
2. SFDR (Spurious
Free Dynamic
Range) max=-55 dB
3. THD (Total
Harmonic
Distortion)
max=-55dB
• The SNDR, SFDR and
THD parameters are
dependent upon the
amplitude deviations of
the stimulus.
• Possible measurement
errors due to input signal
variation.
⇒Stimulus amplitude <
FS
FS represents the ADC
full scale range.
• Number of samples
≥1024
• Number of periods ≥103
• Stimulus p-p amplitude
≤ FS-4 LSB
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A typical test setup on the industrial ATE (Automated Test Equipment) HP83000, illustrated in
Figure 1.2, was used for the ADC speciﬁcations tests. Indeed, test conditions deﬁning the test
stimulus are conﬁgured in the waveform synthesizer. The later generates a sine-wave signal
with an input frequency ( fin), an amplitude (Ain) and an offset (Vo). This stimulus is applied
on the converter input and the resulting samples are acquired in the capture memory at the
rate of the sampling frequency ( fs). These samples are then transferred to the CPU for further
processing.
Figure 1.2 ADC testing environment (Comte et al., 2003)
Spectral analysis of the ADC under test is based on the exploitation of the Fast Fourier Trans-
form (FFT) of the digital samples acquired at the converter output when a pure sine wave is
applied to its input. The resulting spectrum is analyzed to evaluate the ADC dynamic spec-
iﬁcations presented in Table 1.1 (column 1). In this particular example, the most prominent
test-related constraints susceptible of having an effect on the ADC dynamic speciﬁcations are:
the number of samples N considered to perform the FFT, the number of periods M of the input
sine-wave during acquisition, and the input signal amplitude (Ain). The number of samples N
taken into account for the analysis is an important factor to consider for low-cost testing. Theo-
retically, FFT only requires at least one sample per code is present in the data record. However,
this demands a perfect synchronization usually difﬁcult to ensure in practice.
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A lack of early consideration of the aforementioned constraints (see Table 1.1, columns 2 and
3), in particular the input signal amplitude, has led to inaccurate measurement results and the
ADC was reported in out-of-speciﬁcation (Comte et al., 2003). In fact, in a testing environment
it is not possible to precisely guarantee the value of the generated input stimulus amplitude
while the values of all the dynamic speciﬁcations are sensitive to this amplitude. For instance,
a deviation in the input signal peak-to-peak amplitude of less than 0.1 LSB can result in a
variation of 20dB or more in the measured harmonic distortion speciﬁcation which does not
represent the ADC performance.
In summary, there are many examples illustrating the effects of overlooked speciﬁcation and
test-related constraints on AMS designs performance roughly ranging from subtle performance
degradation to complete design failure. In this thesis, we present the ﬁrst attempt to include all
these constraints into the veriﬁcation process which in turn:
- Ensures that all the speciﬁcation and test-related constraints are deﬁned and none of them
is missed.
- Guarantees that each of these constraints is within the adequate range of operating condi-
tions (imposes a routine to check for each of the speciﬁcation and test-related constraints
and assign a value within the tolerance limits as will be explained in Chapter 3).
If the speciﬁcation-related constraints are commonly used (under different forms), it is the ﬁrst
time that test-related constraints are applied during the veriﬁcation process, to the best of our
knowledge. The basic idea will be to integrate all the speciﬁcation and test-related constraints
into the AMS design model, initially provided by the designer, at a high level of abstraction1.
We use the PSpice Analog Behavioral Modeling (Wilson, 1989) or the Matlab/Simulink tool
environment (The Mathworks Inc., 2011) to implement the AMS models in the presence of
speciﬁcation and test-related constraints. A brief description of PSpice’s ABM feature will be
presented in the subsequent section.
1 The proposed modeling and veriﬁcation methodology is ﬂexible and can handle different levels of
abstraction depending on the circuit conﬁguration input.
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1.3 Analog Behavioral Modeling using PSpice
Analog Behavioral Modeling (ABM) feature of PSpice allows a ﬂexible description of elec-
tronic devices, i.e, a mathematical relationship is used to model a circuit segment with no need
to design the segment component by component which signiﬁcantly reduces the total sim-
ulation time. There are two main applications of behavioral modeling in analog simulation
domain: modeling new system types and black-box modeling of complex systems. Exten-
sions introduced into the PSpice simulator in order to enable these applications are detailed in
(Wilson, 1989).
To illustrate the use of the ABM feature of PSpice, consider a simple Voltage Controlled Os-
cillator (VCO) modeled as a sinusoidal function with the following form:
OUT = sin((twopi∗ f c∗ time)+ phi) (1.1)
Its behavioral model using ABM elements is shown in Figure 1.3, where twopi, fc ( frequency
of the signal) and phi (phase angle of the signal) are all constant global parameters deﬁned with
a parameter block (PARAMETERS part).
Figure 1.3 VCO behavioral model (Wilson, 1989)
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1.4 Fundamentals of Mixed Signal Testing
The main purpose of functional testing is to ensure that the fabricated chip operates in con-
formance with its speciﬁcations. Based on the system speciﬁcations, the ﬁrst step in the test
process is to specify the testability features (e.g., scan, test points, etc.) followed by the set of
tests deﬁning the test plan. Once the test plan is approved, an initial test program is deﬁned.
The latter may undergo continual modiﬁcations while the design is still not yet ﬁnalized. The
process of establishing such test program requires several steps, starting from the design spec-
iﬁcation to the generation of the test code (Burns & Roberts, 2001). In what follows we will
examine these steps as well as the test program functionality in some detail.
1.4.1 Test Speciﬁcation Process
One of the key elements in the design ﬂow is the speciﬁcation document also known as
datasheet. It should provide explicit information about the functionality requirements that must
be satisﬁed by the design. Moreover, it represents a formal communication channel between
the designer and the test engineer. However, it may contain mistakes and ambiguities that must
be corrected earlier in the design process. In practice, the speciﬁcation datasheet has many sec-
tions (Burns & Roberts, 2001). Among these, some of the most important to test engineering
are: the device description, principles of operation, electrical characteristics, timing diagrams
and package/pinout information. A test is derived for the device description and principles
of operation to ensure that the device fulﬁlls the requirements. Same goes for the electrical
parameters of the design that should be tested in all modes of operation. Typically, a test plan
consists of several major components (Burns & Roberts, 2001). Most noteworthy among these
are:
• Test Code and Digital Patterns: Test code and digital patterns are the predominant
elements of the mixed-signal test program. The former is used to monitor pertinent
elements such as the order and timing of instrument settings, signal generation and signal
measurements that compose each measurement in the test program. Digital patterns are
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made up of a sequence of vectors, where a vector deﬁnes the required input to the DUT
and the expected output value. In mixed signal testing, these patterns must be executed
at a precise frequency.
• Simulation Code: Simulation code allows the simulation of the design model with re-
spect to the instructions in the test program. The obtained design responses are compared
to the expected test limits.
• Debuggability: Test program debugging process is used to locate hardware problems
such as bad Device Interface Board (DIB) layout and broken tester modules. Likewise,
it determines measurement correlation errors as well as intermittent bugs. The most
prominent test techniques and measurements that make up a mixed signal test program
are: continuity test, leakage test, supply current tests and DC measurement. The latter
involves some major problems such as accuracy and repeatability2, mainly due to a series
of factors summarized in Table 1.2.
Table 1.2 Components of error in a given speciﬁcation
of accuracy (Burns & Roberts, 2001)
Errors Description
Systematic errors Usually show up consistently from measurement to mea-
surement and are mainly caused by consistent errors in the
measurement instruments. These kind of errors can often
be reduced through calibration.
Random errors Generally caused by thermal noise or other sources in either
the DUT or the tester hardware.
Quantization errors Caused by the conversion from an analog signal (e.g., input
voltage or current) to a ﬁnite set of possible digital output
results from the ADC.
2 Accuracy and repeatability are one of the most exasperating aspects of mixed signal testing. Many
efforts are devoted to solve accuracy and repeatability problems. A successful resolution of a per-
plexing accuracy problem is a signiﬁcant achievement in a test engineer’s day (Burns & Roberts,
2001).
20
1.4.2 Mixed-Signal Tester Overview
A typical mixed-signal tester architecture is illustrated in Figure 1.4. It consists of multiple
subsystems such as waveform digitizers, arbitrary waveform generators (AWG) and digital
pattern generators. Most mixed-signal testers have several common building blocks, namely
DC sources, digital subsystem, AC source and measurement, time measurement system and
computing hardware (Burns & Roberts, 2001). In what follows, we provide a brief description
of these building blocks.
Figure 1.4 Mixed-signal tester architecture
(Burns & Roberts, 2001).
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• DC sources: The DC subsystem is one of the elements that make up most of mixed-
signal testers. It consists of several components including multimeters, voltage current
sources, precision voltage references, calibration sources and relay matrices. Each of
these components serves a different purpose such as providing fast measurements with
high-accuracy, or producing the DC voltages or currents that are required to power up
the DUT and stimulate its DC inputs. Another important purpose is to maintain ﬂexible
interconnections between the tester instruments and the DUT.
• Digital subsytem: Another common feature that make up the bulk of most mixed signal
testers is the digital subsystem. It is mainly used to compare the outputs of the DUT with
the expected results in order to ensure that the device has been correctly manufactured.
• AC source and measurement: An efﬁcient way to test AC performance is to use DSP-
Based testing (Burns & Roberts, 2001). The approach involves a stimulus/measurement
pair namely the AWG and the waveform digitizer. An AWG consists of a bank of wave-
form memory, a DAC that converts the waveform data into stepped analog voltages and
a programmable low pass ﬁlter that smoothes the stepped signal into continuous wave-
form. It is used to convert digital samples from a waveform memory into continuous
time waveforms. Conversely, a waveform digitizer converts continuous-time waveforms
into digitized representations. Both the AWG and the waveform digitizer operate from
clock sources that are synchronized to each other and to the digital pattern’s frame loop
repetition rate. Such synchronization of sample rates between the AWG, digitizers and
digital pattern generators is another distinguishing characteristic of mixed signal tester.
• Time measurement system: The time measurement system (TMS) is used to measure
various parameters such as frequency, rise and fall times, jitter and propagation delay.
Accurate timing measurements necessitate a high-quality signal path between the DUT
output and the TMS instruments.
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• Computing hardware: A typical mixed-signal tester includes several computers and
signal processors serving different purposes such as editing and compiling a test program
or performing mathematical operations on the data collected during each test.
1.4.2.1 Test Techniques for Two-dimensional AMS Integrated Circuits
Several test strategies have been proposed in theory and in practice for testing AMS circuits. In
what follows, we present the most common analog test methods and their measurement setups.
We also provide a brief description of how analog tests can be performed using digital sampling
techniques.
The simplest analog measurement setup is composed of a signal generator to stimulate the
DUT and an instrument for output readings on the DUT parameters. The signal generator can
produce waves of any shape (e.g., sinusoid, square-wave, etc.) that ﬁt the purpose of the test.
Input signals are selected based on the type of measurement to be carried out. The following
are the four main measurement categories (Roberts, 1996):
1. DC measurements: used for measuring the static behavior of the design like leakage
currents, output resistance, transfer characteristics and offsets.
2. AC measurements: used for measuring the small and large-signal frequency response
behavior of the design. Distortion measurements also pertain to this test.
3. Transient or time-domain measurements: used for measuring the behavior of designs
prone to signal shapes when used in their intended application.
4. Noise measurements: used for measuring the variations in the signal that usually show
up at the design’s output when its input is set to zero.
A typical setup to enable most of the aforementioned measurements (1, 2 and 4) is illustrated
in Figure 1.5. It includes a sinusoidal signal generator with variable amplitude and frequency
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control. The output of the DUT is ﬁrst ﬁltered using a bandpass ﬁlter. Next, the power associ-
ated with the ﬁltered output signal, once stabilized, is measured using a true-RMS power meter.
Transient-type measurements need speciﬁc equipment to generate and capture the adequate test
signal, e.g., bit-error rate (Roberts, 1996).
Figure 1.5 Typical analog test setup (Roberts, 1996).
While the pure analog approach to speciﬁcations measurements suffers from some problems
(e.g., relatively slow when AC speciﬁcations should be tested at multiple frequencies), DSP-
based testing approach allows faster and more accurate measurements (Burns & Roberts,
2001). In a DSP-based measurement system, the input test signal is numerically computed
by a digital signal processor (DSP) and then fed to a digital-to-analog (D/A) converter block
as illustrated in Figure 1.6. The resulted signal is then applied to the DUT whose response is
digitized by an analog-to-digital (A/D) converter block and injected into the DSP for further
processing. Depending on which measurement is required the appropriate software would be
loaded in place (Roberts, 1996).
The approach is ﬂexible in terms of program logic and able to pipeline the different phases of
the test procedure. A second advantage is that it allows possible reuse of the same hardware
for multiple test functions.
24
Figure 1.6 DSP-based measurement system (Roberts, 1996).
A different approach consists of adding the test circuitry into the AMS design making it easier
to test. This paradigm has come to be known as Design-for-Testability (DfT) (Roberts, 1996).
DfT approaches, which are popular today, refer to design modiﬁcations that enable improved
access to internal circuit elements such that they can be controlled and/or observed more easily.
Such design modiﬁcations can be physical such as adding a test access point to a net or simply
integrating additional circuit elements for testability improvements. Examples of DfT methods
applied to AMS designs are provided in (Roberts, 1996).
1.4.2.2 Test Techniques for Three-dimensional Integrated Circuits
The test process of 3D ICs can be split into two main phases: pre-bond testing and post-bond
testing. The former allows testing dies before they are stacked together, while the later allows
testing dies after they are stacked (Todri-Sanial & Tan). In comparison with the classical 2D
ICs, the test process is faced with the following additional challenges (Marinissen et al., 2010):
• Probing on multiple small probe points and thin wafers handling.
• Fault models and corresponding tests for TSV-based interconnects with the associated
intradie defects.
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• DfT methodologies adapted for testing the individual or stacked dies.
• Test optimization for increased efﬁciency and reduced Cost.
Testing approaches to address the previous problems are presented in (Todri-Sanial & Tan).
These include, for example, a holistic approach that allows a uniﬁed testing of wires, mi-
crobumps and TSVs for interposer stacks, in accordance with the IEEE 1149.1 standard (Wang
et al., 2015). At−speed tests as well as fault models are proposed for both interposer stacks
(Wang et al., 2015) and TSV-based 3D ICs (Taouil et al., 2015). Moreover , DfT methodolo-
gies are adapted to perform prebond and postbond testing (Lee & Chakrabarty, 2009). Such
approaches necessitate access to all modules within 3D stacked IC and must be based on well-
deﬁned components and testing interfaces (Todri-Sanial & Tan).
In summary, performance speciﬁcations are evaluated based on predeﬁned test schemes (estab-
lished as soon as the design high-level implementation exists). Depending on which test strat-
egy to apply, a set of additional requirements becomes apparent. It is notably more efﬁcient
and advantageous when these requirements become another design constraint to be considered
during the early design phases. Early deﬁnition of the components of the test apparatus makes
it possible to incorporate salient speciﬁcations and test constraints into the design process. This
in turn can aid the designer in ﬁnding out-of-speciﬁcation failures caused by overlooked test
constraints. We will show in Chapters 3 and 4 how this can be efﬁciently done.

CHAPTER 2
LITERATURE OVERVIEW
This chapter provides an overview of previous research endeavors related to AMS veriﬁcation.
It comprises two main parts. The ﬁrst part presents the state-of-the-art veriﬁcation techniques
applied to 2D ICs. The second part highlights recent advances in 3D ICs.
2.1 Introduction
Functional veriﬁcation is meant to ensure that a design performs its intended function as deﬁned
by the speciﬁcations. One of its greatest challenges is detecting design behaviors which may
violate the expected property speciﬁcations. A wide variety of methods, including simulation-
based and formal methods, have been proposed in the literature to tackle this challenge. The
most widely used veriﬁcation method for AMS circuits (such as ADCs, VCOs and operational
ampliﬁers) is simulation-based veriﬁcation. Recently, however, formal methods have emerged
as a promising complement to traditional simulation-based techniques and have been applied
to ensure the quality and correctness of AMS circuits.
In the remaining of this chapter, we point out the different strengths and weaknesses of current
AMS veriﬁcation techniques. First, we overview of simulation-based methods applied to 2D
ICs, followed by formal methods. We devote the last part of the chapter for a survey of the
various research directions in veriﬁcation techniques for 3D ICs.
2.2 System Veriﬁcation Techniques for Two-dimensional AMS Integrated Circuits
Design veriﬁcation techniques fall into two broad categories: simulation-based techniques and
formal-based techniques. In this section we will introduce these techniques and their applica-
tions to AMS designs followed by discussions of related works.
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2.2.1 Simulation-Based Techniques
Traditionally, the veriﬁcation of AMS designs is carried out using simulation. In simulation-
based veriﬁcation, a set of input stimuli is ﬁrst applied to the design under veriﬁcation (DUV).
As inputs are propagated through the DUV via a simulation engine, a monitor routine evaluates
its output against the expected output as deﬁned in the speciﬁcation documents. To identify a
design error using a simulation-based approach, every input stimulus should facilitate a way to
trigger (i.e., sensitize) a bug at some point in the design. The problem of high-quality stimulus
generation has resulted in the appearance of constrained-random simulation, also referred to as
constrained-random veriﬁcation (CRV).
Constrained-random veriﬁcation (Yuan et al., 2006) is considered as a very effective way in
improving AMS veriﬁcation quality. The idea is to verify the functionality of the design by
attaching it to a testbench which generates the appropriate stimuli to drive while monitoring
its output. This technique is recognized as runtime veriﬁcation (Kundert & Chang, 2006). In
runtime veriﬁcation, a correctness property speciﬁcation is checked against the current execu-
tion of a system (online monitoring) or a ﬁnite set of recorded executions (ofﬂine monitoring)
using a monitor.
In order to effectively detect property violations, assertions are used in runtime veriﬁcation.
Assertion based veriﬁcation (ABV) (Vijayaraghavan & Ramanathan, 2005) is one of the widely
used veriﬁcation technique as it improves the veriﬁcation quality and decreases the debugging
time of complex AMS designs. An assertion simply expresses a property speciﬁcation. If it
is violated, a failure message appears notifying the user that the property speciﬁcation being
monitored has failed (Foster & Krolnik, 2010). For Example, if the desired DC voltage level at
the output node of an ampliﬁer design is between 0.85V and 0.95V, we can use the following
assertion:
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if DC(V (out)) /∈ [0.85V,0.95V ] then
Violation = ’1’
end
Advantages of using assertions include enhanced error detection and decreased debugging time
as a result of improved observability. Likewise, assertions can be used efﬁciently with simula-
tion and formal veriﬁcation. An assertion based veriﬁcation environment is illustrated in Figure
2.1.
Figure 2.1 Assertion Based Veriﬁcation Environment
A speciﬁc assertion is constructed to monitor a desired property speciﬁcation for a given DUV.
The later is stimulated using a stimulus as shown in Figure 2.1. Both the stimulus and the
monitor can be precisely speciﬁed using AMS hardware description languages (AMS HDLs).
The overall environment allows to conduct simulations of the DUV to achieve runtime veriﬁ-
cation (Foster & Krolnik, 2010). The feedback and trigger signals are used as communication
signals between the stimulus generator and the monitor. This communication mechanism can
be performed in an automated fashion and serves to guide the selection of test cases during
regression testing.
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Simulation-based veriﬁcation plays a signiﬁcant role as part of functional veriﬁcation method-
ologies. While it remains the predominant veriﬁcation technique, formal veriﬁcation methods
started lately gaining attention for proving the correctness of AMS designs.
2.2.2 Formal Veriﬁcation Techniques
In contrast to simulation, formal veriﬁcation aims to prove the correctness of a design for all
possible input signals and initial conditions. It uses mathematically rigorous techniques to
exhaustively verify the design without any need for a test bench or input stimuli. This has
the advantage of removing uncertainty on corner cases that might escape traditional simulation
techniques, but at the cost of increased complexity of analysis. Despite the important progress
achieved in the digital domain, the application of formal methods to the analog domain is
still hindered by some fundamental problems inherent within the continuous nature of analog
signals. In fact, formal methods for the veriﬁcation of AMS designs are compelled to deal with
an inﬁnitely large state space due the presence of continuous state variables such as voltages
and currents. The commonly used formal veriﬁcation method to cope with inﬁnite state spaces
is theorem proving (Cyrluk et al., 1995).
Theorem proving methods were developed to prove design speciﬁcations using formal deduc-
tion based on a set of inference rules. Both the design under veriﬁcation and its target spec-
iﬁcation are expressed as formulas in some mathematical logic. While there has been some
success (Peng & Greenstreet, 2015), such deductive methods require a signiﬁcant amount of
human expertise and interaction making their application to complex designs very difﬁcult and
time consuming.
As an alternative, automated state space exploration methods can be applied to check con-
formance of relatively small designs. State space exploration is an essential approach to ver-
iﬁcation of ﬁnite-state systems. There are basically two categories of state space methods:
equivalence checking and model checking methods.
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Equivalence checking methods are used to determine whether two system models are function-
ally similar with respect to their input-output behavior (Kropf, 1999). The two models could
be at the same or different levels of abstraction. Equivalence between models can be based on
speciﬁc properties such as transient or steady state response properties in the time domain or
frequency domain. In contrast to theorem proving, these methods do not require to construct a
mathematical proof, nevertheless their correctness depends on the exploration and comparison
of the reachable state spaces.
In model checking (Clarke et al., 1999), the task is to check whether a system satisﬁes a given
speciﬁcation or not. The system model is expressed in terms of state transition system describ-
ing all its possible behaviors. The speciﬁcation is described by a temporal logic formula.
Figure 2.2 A Typical Model Checking System
(Wile et al., 2005)
Given a system model and a speciﬁcation as inputs, the model checking algorithm (depicted in
Figure 2.2) proceeds by exhaustively searching for speciﬁcation violations in the system state-
space. In case the speciﬁcation is violated, a counterexample describing the failure points is
generated.
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In summary, the main obstacle in applying state space exploration methods in practice is the
problem of state space explosion as the state transition system grows exponentially with the
number of state variables. This makes these methods applicable only to designs of small size.
In what follows we will report on the practical application of the previous techniques in the
veriﬁcation of AMS designs.
2.2.3 Relevant Work
Veriﬁcation approaches for AMS designs have been primarily developed in theory and in prac-
tice at the transistor level (Kundert et al., 1988, 1989, 1990; Buhler et al., 2006). Part of
these approaches were concerned with the veriﬁcation in the presence of different kinds of
constraints. For instance, the effects of noise (Paper et al., 2005), ﬂuctuations and technology
variations (Ankele et al., 1989) were investigated in (Kundert et al., 1990). Further constraints
related to the manufacturing steps such as local oxidation, photolithography, ion implantation,
and etching were considered in (Buhler et al., 2006).
With respect to our main focus, the main drawback of such techniques is that circuit analysis
at the transistor level is done late in the design process and cannot achieve high efﬁciency in
detecting speciﬁcation errors. Moreover, circuit analysis at the transistor level is very costly in
terms of time and memory resource allocation, which make them less attractive for early design
exploration. In order to tackle these challenges, a new trend of design methodology (Horowitz,
2011) has complemented the traditional transistor level veriﬁcation with the behavioral level
modeling and veriﬁcation at a higher level of abstraction. High-level models of AMS designs,
written in high level languages like Matlab or C, are ﬂexible for modiﬁcation and easy to
maintain in addition to the fact that they allow much faster preliminary simulation.
Interesting attempts to verify AMS design speciﬁcations at high level of abstraction were re-
ported in (Pichon et al., 1995; Navin et al., 1997; Gerlach & Rosenstiel; Bonnerud et al., 2001;
Bjornsen & Ytterdal, 2003; Dubikhin et al., 2016).
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Speciﬁcations monitoring of AMS designs using assertions was proposed in (Mukhopadhyay
et al., 2009), where the authors proposed an approach for integrating analog assertions into ex-
isting commercial simulators. A similar assertion-based veriﬁcation approach was proposed in
(Riordan & Bhattacharya, 2012). Assertions languages such as Property Speciﬁcation Lan-
guage (PSL) (Committee et al., 2005a) and System-Verilog Assertions (SVA) (Committee
et al., 2005b) were extended to SPICE circuit simulator to facilitate the transfer of speciﬁ-
cations across multiple circuit representations. The approach was used to model and verify the
behavior of several benchmarks.
Simulation was complemented by symbolic methods in (Al Sammane et al., 2007), where
the authors proposed to build property observers from PSL speciﬁcations to check simulation
traces of discrete-time designs. The approach was implemented in Mathematica and Matlab.
It was used to verify the stability speciﬁcation of a Sigma-Delta (ΣΔ) modulator and the PLL
locking time property of a frequency synthesizer. In (Havlicek & Little, 2011), the authors
proposed real-time extensions to SVA regular expressions. The extensions were built on the
already existing deﬁnitions of Timed Regular Expressions (TRE) in (Asarin et al., 2002). Ap-
plication of TRE to mixed-signal speciﬁcations, with the notion of feature-indented assertions,
was presented in (Ain et al., 2016). Standard features such as rise time, peak overshoot and
settling time were formally expressed and evaluated in a simulation-based environment. In a
similar spirit the authors in (da Costa & Dasgupta, 2015; Ain & Dasgupta, 2015) proposed an
approach for quantitative evaluation of mixed-signal speciﬁcations expressed as regular expres-
sions. In (da Costa & Dasgupta, 2015), emphasis was placed on monitoring systems modeled
as hybrid automaton using formal methods.
Several theoretical and practical tools for the modeling and automatic monitoring of mixed-
signal circuit simulations were proposed in (Ferrere, 2016). In the same context, monitoring
speciﬁcations expressed in real-time temporal logic such as Metric Temporal Logic (MTL)
(Koymans, 1990) or Signal Temporal Logic (STL) (Maler & Nickovic, 2004) was studied in
(Maler & Nickovic, 2004) for continuous-time simulation traces, and (Thati & Rosu, 2005) for
discrete-time traces. The monitoring and simulation in (Maler & Nickovic, 2004) was carried
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out in Matlab/Simulink environment (The Mathworks Inc., 2011). Applications of this work to
AMS designs are summarized in (Maler & Nicˇkovic´, 2013). A similar solution was presented
in (Mukherjee et al., 2012), where additional problems related to synchronizing a checker for
AMS assertions with the AMS simulator was studied.
In (Nickovic & Maler, 2007), the authors proposed an analog monitoring tool (AMT). The idea
was to synthesize signal temporal logic (STL) into timed automata (Maler et al., 2005, 2006).
The latter was used to monitor simulation traces of analog signals in an ofﬂine or incremental
fashion. The veriﬁcation of a DDR2 SDRAM memory using AMT was proposed in (Jones
et al., 2008). Further applications of AMT to evaluate the simulation traces of a DSI3 protocol
implementation in an automotive airbag system was presented in (Nguyen & Nicˇkovic´, 2016).
Monitoring the transient response of nonlinear analog circuits using extended temporal logic,
Computational Tree Logic (Hafer & Thomas, 1987) for analog circuit veriﬁcation, was pre-
sented in (Dastidar & Chakrabarti, 2005, 2007). A ﬁnite state machine (FSM) model, con-
structed by means of repeated SPICE simulations, was used to capture the circuit behavior
under all possible input waveforms. In (Frehse et al., 2006b), an online monitoring technique
was proposed. The work is concerned with the veriﬁcation of oscillator circuits speciﬁca-
tions. Linear hybrid automata (LHA) was employed as a monitor to analyze the reachability of
time domain features. A different online monitoring approach for analog systems was imple-
mented in (Zaki et al., 2006). The authors used interval based methods and automata theoretic
approaches to prove the system speciﬁcations within a ﬁxed time period of the interval arith-
metics simulation. The methodology was used to verify the oscillation property of a tunnel
diode oscillator.
A more recent approach to verify the stability speciﬁcation of a third-order modulator using
afﬁne arithmetic was proposed in (Radojicic & Grimm, 2016). The approach was used to verify
the impact of variations in parameters, inputs, or initial conditions on particular speciﬁcations.
Another approach using afﬁne arithmetic was proposed in (Grabowski et al., 2006a) to tackle
35
the problem of process variation and device mismatch. It was applied to an analog bandpass
ﬁlter and the results were compared to a Monte Carlo simulation.
Focused on the veriﬁcation in the presence of noise, researchers in (Ankele et al., 1989; Best,
2003; Kundert, 2003; Kundert & Chang, 2006; Wang, 2009; Kundert & Chang, 2009; Jaykar
et al., 2011) presented a detailed analyses of noise (e.g., sampling jitter, and kT/C noise) at
a high level of abstraction. Likewise, attractive contribution through a time-domain numeri-
cal integration techniques for behavioral noise analysis were presented in (Thain & Connelly,
1995; Demir, 1997; Mathis & Thiessen, 2009). In a similar numerical approach, the effects
of noise (e.g., thermal, shot and ﬂicker) combined with process variation were investigated
in (Narayanan et al., 2009, 2010b, 2013). Process variation effects, on the other hand were
analyzed in a statistical run-time veriﬁcation environment in (Seghaier et al., 2015).
In a different approach, the authors in (Narayanan et al., 2010a) used the MetiTarski toolset
to verify saturation speciﬁcation of an Op-Amp in the presence of noise and process varia-
tion. MetiTarski is an automatic theorem prover for real-valued elementary functions such as
ln, exp, sin, cos, etc. Similar research was done in (Denman et al., 2009), where MetiTarski
was used to verify properties of analog circuits namely, a tunnel diode oscillator and an oper-
ational ampliﬁer. Theorem proving was initially used to verify the speciﬁcations of non-ideal
logical circuitry in the analog domain in (Hanna, 1994). In an attempt to automate the pro-
posed approach, the author opted instead for constraint based techniques (Hanna, 1998). PVS
theorem prover was adopted in (Ghosh & Vemuri, 1999) to check the functional equivalence
between synthesized VHDL-AMS designs and their behavioral speciﬁcations. The approach is
concerned with DC and low frequency behaviors. In similar but more elaborated fashion, the
author in (Hanna, 2000) proposed an approach for specifying and reasoning about implemen-
tations of digital designs presented at the analog level of abstraction. The behavior of devices
like diodes and resistors is characterized by conservative approximation methods based on
piecewise-linear predicates on currents and voltages.
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To overcome the incompleteness of simulation and the complexity of formal methods, the au-
thors in (Steinhorst & Hedrich, 2010b, 2011) proposed a property veriﬁcation and equivalence
checking methodology for analog circuits based on formal automatic input stimuli generation.
The methodology enables transient simulation using an efﬁcient state space-guided input stim-
uli generator covering the circuit’s complete dynamic behavior. It was applied to a Sallen-Key
biquad lowpass ﬁlter.
Focused on equivalence checking of analog circuits with strong nonlinearities, researchers in
(Steinhorst & Hedrich, 2010a) proposed an approach based on canonical state space trans-
formation. Conformance between two systems under veriﬁcation is performed by numeri-
cally comparing their transformed system functions in the canonical state space. A failure
occurs if the comparison reveals that the results are different with respect to an initially pre-
deﬁned error value. Similarily, in the approaches to equivalence checking of analog circuits
(Hedrich & Barke, 1995; Hartong et al., 2004; Zaki et al., 2008), sampling methods were used
to check conformance between nonlinear analog circuits.
Another equivalence checking approach for functional veriﬁcation of VHDL-AMS designs
was presented in (Salem, 2002). It is based on equivalence checking, rewriting systems and
simulation combined into one veriﬁcation environment. Given two VHDL-AMS architectures
describing different abstraction levels for the same design, the idea was to divide the speciﬁca-
tion and implementation code into digital, analog and data converter components. Equivalence
of digital parts was performed using formal equivalence checking, while rewriting techniques
and name matching were applied to analog components. The outputs were fed to comparators
to be checked using simulation.
A more recent equivalence checking approach for AMS circuits was implemented in (Lim
et al., 2015). Analog cells were written in SystemVerilog and compared against their imple-
mentation at the transistor level, while digital blocks were validated using digital validation
tools. The approach was applied to a analog cells of a single-slope ADC and a serial link
receiver. While these approaches are concerned with equivalence checking in time domain,
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others tend to focus on veriﬁcation in frequency domain. For example, the approach proposed
in (Balivada et al., 1995) allows to prove equivalence between two designs (e.g., speciﬁcation
and implementation) of analog circuits represented by linear transfer functions. This is done
by ﬁrst discretizing the transfer functions to the Z-domain using bilinear transformation which
allows to represent the design in terms of digital elements. The resulting discrete realizations
are encoded into Ordered Binary Decision Diagrams (OBDDs) and compared using techniques
for checking compatibility of states in ﬁnite state machines. This work was extended in (Se-
shadri & Abraham, 2001) to verify conformance between the transfer functions under the in-
ﬂuence of parameter variations using global optimization techniques. The approach avoids loss
of precision due to the bilinear transformation. On a similar subject, equivalence checking with
parameters variations was investigated in (Hedrich & Barke, 1998).
Apart from equivalence checking methods, model checking was also used to validate AMS
speciﬁcations. It was primary applied to verify digital designs at the transistor level in (Kur-
shan & McMillan, 1991). The developed method introduced an a priori abstraction of the state
space based on partitioning the continuous state space into ﬁxed size multidimensional cubes
which is computationally expensive. Instead, the authors in (Greenstreet & Mitchell, 1999;
Yan & Greenstreet, 2007) advocate the use of discretization and projection techniques of the
state space to reduce its dimension while maintaining an over approximation of the circuit dy-
namic behavior. The idea was adapted in a series of works (Dang et al., 2004; Gupta et al.,
2004; Frehse et al., 2006a). These approaches were tailored to verify the speciﬁcations of sev-
eral benchmarks namely, a biquad low-pass ﬁlter (Dang et al., 2004), a tunnel diode oscillator
(Gupta et al., 2004) and voltage controlled oscillators (Frehse et al., 2006a).
Research activities concerned with the veriﬁcation of AMS designs were proposed in (Bempo-
rad & Morari, 1999; Dang et al., 2004; Gupta et al., 2004; Freibothe et al., 2006). In a more
recent example (Althoff et al., 2011), the authors proposed an approach for the veriﬁcation
of transient and invariant speciﬁcations of a charge-pump PLL. The latter was modeled using
hybrid automaton with linear continuous dynamics and uncertain parameters. The idea behind
this approach is to compute accurate over-approximations of reachable sets using uncertain
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parameters to represent the range of possible switching times. It was applied to the veriﬁcation
of the PLL locking time and stability speciﬁcations. An upper bound on the worst-case lock
time in the presence of random phase error and charge pump current variations was provided.
A different effort for using reachability analysis methods in the veriﬁcation of AMS systems
was proposed in (Fisher et al., 2014). The authors developed a model checking tool (LEMA)
using both explicit zone-based methods (Little et al., 2011) as well as implicit BDD and SMT-
based methods (Walter et al., 2008). The speciﬁcations were expressed using the Language
for Analog/Mixed-Signal Properties (LAMP) (Fisher et al., 2015). The AMS circuit behavior
was modeled with a labeled Petri net (LPN) model (Walter et al., 2008; Little et al., 2011).
LEMA tool uses model generation techniques to generate the circuit LPN model from simula-
tion traces (Little et al., 2010; Batchu, 2010; Kulkarni, 2013). It was used to model and verify
several AMS designs such as DACs, phase interpolators and voltage controlled oscillators.
Veriﬁcation of time constraints of analog signals (e.g., rise time, fall time) using model check-
ing algorithms was proposed in (Grabowski et al., 2006b). The authors proposed extending
their previous method for model checking of integrated analog circuits to take into account
time constraints. Extensions were concerned with the development of the analog speciﬁcation
language ASL (Steinhorst et al., 2006) tailored to express analog circuit speciﬁcations like
gain, rise time, offset and slew rate.
In summary, there are a variety of methods for the veriﬁcation of functional speciﬁcations
of AMS designs including simulation, semi-formal and formal methods. Within these were
speciﬁc methods for modeling and veriﬁcation in the presence of various parasitic effects such
as noise, manufacturing variations and environment constraints at a high level of abstraction.
Table 2.1 summarizes the main characteristics of important works among the above mentioned
ones. The table presents the class of systems veriﬁed, the models used, the type of constraints
considered, the monitoring methods, analysis domains, the veriﬁcation technique, the tools
used, and the case studies veriﬁed.
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Table 2.1 Veriﬁcation Techniques for 2D ICs.
(a) Summary Table
(Nickovic & Maler,
2007)
(Al Sammane
et al., 2007)
(Mukhopadhyay
et al., 2009)
(Narayanan et al.,
2009, 2010b, 2013)
(Riordan & Bhat-
tacharya,
2012)
Type of
Systems
Analog AMS AMS Analog/RF AMS
Models Behavioral Behavioral Schematic/Behav. Behavioral Multiple
Abstraction
Levels
Type of
Constraints
- - - Environmental,
Noise, Process
Variation
-
Monitoring
Type
Ofﬂine/Online Ofﬂine Online Online/Ofﬂine Online
Analysis
Domain
Time Time Time Time Time
Veriﬁcation
Technique
Simulation Simulation Simulation Simulation Simulation
Tools AMT & Matlab Matlab Cadence/Synop. Matlab Spice
Case Studies Flash Memory PLL, ΔΣMod Power
Management
Unit
Tunnel Diode,
Colpitts Oscillator,
PLL-based Freq.
Synthesizer
ADC
(b) Summary Table (Cont’)
(Mukherjee
et al., 2012)
(Seghaier et al.,
2015)
(Walter et al.,
2008)
(Althoff et al.,
2011)
(Little et al.,
2010; Kulkarni,
2013; Fisher
et al., 2014)
Type of
Systems
AMS AMS AMS AMS AMS
Models Behav./Transistor
Level
Behavioral Behavioral Behavioral Behavioral
Type of
Constraints
- Process
Variation
- - -
Monitoring
Type
Online Ofﬂine - - -
Analysis
Domain
Time Time Time Time Time
Veriﬁcation
Technique
Simulation Simulation Model
Checking
Reachability
Analysis
Model Checking
Tools Cadence AMS Matlab ATACS MATLAB LEMA
Case Studies Clock Generation
Unit
Ring Oscillator,
Charge Pump
PLL
Switched
Capacitor
Integrator, PLL
Charge Pump
PLL
DACs, Phase
Interpolators,
VCOs
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To the best of our knowledge, no empirical research exists addressing the impact of additional
speciﬁcation and test requirements on the AMS design performance at early design stages, dur-
ing the veriﬁcation phase, as a means to systematically make sure that speciﬁcations are com-
plete and well understood. In this thesis, we take the veriﬁcation process a step further by intro-
ducing two types of constraints: speciﬁcation-related constraints and test-related constraints.
Next, we develop a uniﬁed modeling and veriﬁcation methodology to assess the impact of these
additional constraints on the AMS design’s overall performance. We apply our methodology
to a commercial frequency synthesizer by (Freescale Semiconductor, 1999). With reference to
traditional simulation-based approaches, in particular (Mukhopadhyay et al., 2009; Mukherjee
et al., 2012; Mukherjee & Li, 2016), we differentiate ourselves by integrating additional spec-
iﬁcation and test-related constraints within the veriﬁcation approach at an early design stage.
Moreover, we provide an automated mechanism to guide the veriﬁcation process, leveraging
these constraints to gain a better analysis of each design speciﬁcation and consequently to keep
track of any inconsistent, incomplete or ambiguous speciﬁcation information and to enable
early speciﬁcation error detection.
2.3 System Veriﬁcation Techniques for Three-dimensional Integrated Circuits
3D ICs have emerged as an attractive solution to get rid of the planar constraint from IC design
(Banerjee et al., 2001; Das et al., 2004). The performance and cost savings of such ICs are pre-
sented in (Ferri et al., 2007; Dong & Xie, 2009). Indeed, the 3D IC technology enables shorter
interconnect wires and improves performance and density, in addition to the easy reuse of IP
blocks, heterogeneous technology integration and a reduction of the form factor. Technologies
presently used for 3D integration incorporate: wire bonding, microbump, and through-silicon
vias (TSV) that combine different dies in a single stack die stacking, (Davis et al., 2005; MIT
Lincoln Labs., 2006). Die stacking allows heterogeneous integration of circuits of different
materials (e.g. RF CMOS, SiGe) (Xue et al., 2003). This greater ﬂexibility, however, comes at
the price of increased veriﬁcation challenges.
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2.3.1 Relevant Work
Recently, signiﬁcant research effort has been invested into the area (Saraswat et al., 2000; Rah-
man, 2001; Huang & Lei, 2002; Banerjee et al., 2001; Xie et al., 2006; Cong et al., 2006;
Hogan & Petranovic, 2009; Petranovic & Chow, 2011; Yahalom, 2016). The simplest ap-
proach (Petranovic & Chow, 2011), is to ﬁrst perform design rule check (DRC), layout versus
schematic (LVS), and parasitic extraction (PEX) on the individual dies separately, and then to
consider die-to-die interfaces. Some additional parasitics were considered, namely, capacitive
and inductive coupling between dies (Lee et al., 2009; Chuang et al., 2013; Koo et al., 2013),
TSV-to-TSV noise coupling (Xu et al., 2010; Song et al., 2011; Liu et al., 2011; Gope et al.,
2013), noise coupling between TSVs and other devices (Khan et al., 2009; Lin et al., 2012;
Lee et al., 2012), parasitics associated with microbumps as well as local variation of device
parameters (Selvanayagam et al., 2009; Matsumoto et al., 2013; Santos et al., 2014). Further-
more, noise coupling between noisy digital blocks and sensitive analog circuits is outlined and
considered in (Yahalom, 2016). The impact of process variations on the performance of 3D
ICs is also introduced and studied in (Ferri et al., 2007; Garg & Marculescu, 2009; Ozdemir
et al., 2010; Xu et al., 2012).
In addition to the veriﬁcation issues, another set of issues, to be addressed very early in the de-
sign process, is coming from the test process (Lee & Chakrabarty, 2009; Petranovic & Chow,
2011; Chung, 2012). In fact, the move towards 3D technology is hindered by a misunderstand-
ing of 3D testing issues and by the absence of adequate test techniques (Lee & Chakrabarty,
2009). Industrial experts have reported various test challenges, namely, the lack of probe ac-
cess for wafers, inadequate test access to internal stacking modules, design testability, thermal
concerns, test economics and additional defects resulting from unique processing steps (e.g.,
wafer thinning, alignment, bonding) (Lee & Chakrabarty, 2009). The 3D IC test process in-
volves two main phases : pre-bond testing and post-bond testing (Lee & Chakrabarty, 2009;
Marinissen & Zorian, 2009; Cho et al., 2011; Noia & Chakrabarty, 2011). The former allows
detection of defects that are caused by the TSV process itself, while the later allows detection
of faults caused by thinning, alignment, and bonding (Lee & Chakrabarty, 2009; Marinis-
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sen & Zorian, 2009; Marinissen, 2013; Minas et al., 2010). Pre-bond testing, in particular,
presents several new challenges (Lee & Chakrabarty, 2009; Marinissen & Zorian, 2009; Gam-
bino et al., 2015). In particular, a die in 3D stacks might include only partial logic and not
completely functional circuits which restricts the number of tests to be performed to any single
layer with partial circuits. We tackle this last challenge through early deﬁnition of test(s) for
each design speciﬁcation; as we extract their speciﬁcation and test-related constraints and in-
corporate them into the veriﬁcation process to gain a better understanding and analysis of each
test and consequently to ensure that each die is testable prior to bonding.
Similar to the 2D ICs case, there was no attempt to consider both speciﬁcation and test-related
constraints during the veriﬁcation of 3D ICs in order to ensure that the speciﬁcations are cor-
rect, complete and unambiguous. We provide a ﬁrst attempt to assess the impact of these
constraints on 3D ICs performance, while monitoring their speciﬁcation properties. We apply
our veriﬁcation methodology to the 3D clock tree example used in (Zhao et al., 2011) and we
show that some speciﬁcations may degrade or even cannot be veriﬁed without adding speciﬁc
speciﬁcation and test-related constraints.
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2.4 Summary
In this chapter, we presented a summary of the main veriﬁcation techniques and their appli-
cation to 2D and 3D mixed-signal IC designs. A look at the literature shows that there are
multiple approaches to modeling, analysis and veriﬁcation that differ in several respects. In
broad terms, the difference is in the emphasis on system models and on whether or not they
emphasize analysis and veriﬁcation results.
The various research directions in mixed-signal systems resulted in different perceptions to-
wards modeling and veriﬁcation issues. At one end of the spectrum, there are simulation-based
approaches that remain predominantly used to validate a design, which we adopt in this thesis.
Generally, these approaches are capable of dealing with complex systems but do not consider
its exhaustive behavior. At the other end of the spectrum, there are formal-based approaches
that offer a more accurate and rigorous analysis but suffer from the state space explosion prob-
lem and are applicable only to designs of moderate size. There are additional approaches
spanning the rest of the spectrum that combine simulation with formal-based methods. Unfor-
tunately, formal methods are still lagging in industry behind simulation-based veriﬁcation, in
particular for mixed-signal designs, which makes them less attractive to us.
Current approaches to high-level system modeling and simulation provide effective means for
analyzing the behavior of a mixed-signal design. Nevertheless, in reality, they do not guarantee
that the design will maintain the same behavior with the effects of speciﬁcation and test-related
constraints.
In the next chapter, we will present our uniﬁed modeling and veriﬁcation methodology for
speciﬁcation and test-related constraints analysis in 2D and 3D mixed-signal designs.

CHAPTER 3
PROPOSED VERIFICATION METHODOLOGY
This chapter presents a constraint-driven veriﬁcation methodology for AMS designs. The
methodology is based on the early insertion of test(s) associated with each design speciﬁca-
tion. It allows to model and verify an AMS design with speciﬁcation and test-related con-
straints. These constraints are extracted from the design preliminary datasheet and used to
drive our veriﬁcation methodology. First, we consider test-related constraints as additional
requirements, such as additional test points or special interface circuits, needed to make the
test cost effective or simply feasible. Second, we enlarge on this idea to handle mixed-signal
tester’s instrument characteristics that are also introduced as input constraints. A detailed de-
scription of the proposed methodology including its major phases will be presented.
3.1 Introduction
In order to achieve a robust and effective functional veriﬁcation, there are speciﬁc initial re-
quirements which must be targeted. Current veriﬁcation methodologies have been shown to
be useful for detecting and eliminating AMS design failures. Though, poor “ﬁrst time" design
success illustrates the lack of cohesive and efﬁcient techniques to allow a predictable veriﬁca-
tion process that leads to the highest possible conﬁdence in the correctness of AMS designs. A
key issue not yet addressed in the current state of the art methodologies is a lack of early and
efﬁcacy account for speciﬁcation testing requirements. One aspect of testing which is usually
beyond the scope of functional veriﬁcation, is the presence of additional requirements. These
include, for example, adequate interfaces between the tester and the DUT or extra test access
points for function performance measurement. Moreover, other challenges may arise from the
impact of various parasitic effects such as noise and operating environment conditions. To
tackle this, we propose in this chapter a new constraint-driven veriﬁcation for monitoring spec-
iﬁcations of AMS designs in the presence of speciﬁcation and test-related constraints. The
monitoring is done using assertion based runtime veriﬁcation technique. This is carried out
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in an ofﬂine fashion by ﬁrst running the complete simulations and then monitoring the AMS
design speciﬁcations on ofﬂine simulation traces.
3.2 Constraint-driven Veriﬁcation Methodology
The idea behind our methodology is to integrate both speciﬁcation and test-related constraints
at a high level of abstraction, that is throughout the veriﬁcation process. Although test is
the last stage shown in the design process, it should be deﬁned as soon as the IC high level
implementation is deﬁned which forces the deﬁnition of at least one test scheme covering
each of the IC speciﬁcations. This early deﬁnition of test schemes serves two purposes: 1) it
prevents not considering test and speciﬁcation-related constraints during the design phase, such
that the tests cannot be adequately performed or are not cost effective, and 2) it helps in the
early discovery of missing, incomplete or misunderstood speciﬁcations, by forcing a detailed
analysis of all speciﬁcations.
As mentioned in chapter 1, a speciﬁcation-related constraint is deﬁned as the set of {perfor-
mance, condition}, that is the overall design performance (power, speed, etc.) to be reached
during test for a given set of environmental conditions (voltage, temperature, etc.). More-
over, a test-related constraint is deﬁned as any additional requirement coming from the test
itself. It may be an additional sub-circuit or a test access point which may be incorporated
into the design structure to make the test simply feasible. In this thesis we focus on physical
test-related constraints (such as the interface between testers and the device under test, input-
signal conditions, input impedance, etc.) as well as those that can affect the design. We mean
by test-related constraints affecting the AMS design those implemented by adding speciﬁc
components or sub-circuits to the design. These constraints are deemed necessary to achieve
adequate speciﬁcation tests.
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3.2.1 Monitoring speciﬁcations of AMS designs in the presence of speciﬁcation and test-
related constraints:
The overall constraint-driven veriﬁcation methodology is illustrated in Figure 3.1. It consists
of three major phases: constraints extraction, modeling and veriﬁcation.
Figure 3.1 Constraint-driven Veriﬁcation Methodology
We have developed a two-phase algorithm (Algorithm 3.1) that takes care of the automated
modeling and veriﬁcation tasks. The implementation of these tasks is described in Algorithm
3.1.
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Algorithm 3.1 Constraint-based Modeling and Veriﬁcation Algorithm
Require: AM,  ,  ; /* AM: AMS design model,  :{Si}i=1..N set of
specifications, :{Ci}i=1..N set of specification and test-related
constraints∗/
1 for each speciﬁcation Si of   do
- - - - - - - - - - - - - - - - - - - - - - - - Modeling phase- - - - - - - - - - - - - - - - - - - - - - - -
2 Ci = Speciﬁcation/TestRelatedConstraintsValuesAssignment(Si);
3 GenerateCircuitNetlist();
- - - - - - - - - - - - - - - - - - - - - - - -Veriﬁcation phase- - - - - - - - - - - - - - - - - - - - - - -
/* Constraint-based Property Checking starts here: */
4 OT = Circuitobj.GetCircuitOutput(nodei);
5 OT p=OutputPost-processor(OT );
6 PropertyChecker(OT p, Si, Ci);
7 status=UpdateStatus();
8 if ∼ status then
9 Si ← success;
else
10 Si ← f ail ; /* a violation signal is generated */
end
11 Graphics() ; /* Plot results */
end
In the following sections, we elaborate on each of the extraction, modeling and veriﬁcation
phases.
3.2.1.1 Extraction Phase
The ﬁrst step in our methodology is to manually extract the design speciﬁcations, speciﬁcation-
related constraints as well as the speciﬁcations test schemes from the design preliminary datasheet
(see Figure 3.2). Moreover, relevant test-related constraints are manually extracted from the
predeﬁned test schemes. We call this step a ’pre-veriﬁcation’ step as we introduce additional
speciﬁcation and test-related constraints and as we have to check whether these constraints are
deﬁned or not for a target speciﬁcation.
For each design speciﬁcation, we extract a set of speciﬁcation and test-related constraints that
can differ from one speciﬁcation to another. This is because each speciﬁcation has its own
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Figure 3.2 Design Speciﬁcations & Constraints Extraction
test scheme that is not necessarily the same for all the design speciﬁcations. The result of the
extraction phase is the design system speciﬁcations SystemSpecs which can be formalized as
follows:
SystemSpecs =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
S1 + C1: { δ 1,Γ1}
S2 + C2: { δ 2,Γ2}
.
.
.
SN + CN : { δN ,ΓN}
where Si and Ci represent, respectively, the design speciﬁcation and the set of extracted con-
straints ( δ i: speciﬁcation-related constraints, Γi: test-related constraints); i ∈ [1, N].
At this point, the extracted speciﬁcation and test-related constraints are either deﬁned using
initial nominal values or simply missing. These constraints must be assigned appropriate val-
ues in order to allow adequate speciﬁcation test. As explained next, an example of such an
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assignment would be to use values at the limits of the tolerance for a given parameter. This
assignment task is done during the subsequent modeling phase.
3.2.1.2 Modeling Phase
The modeling phase iterates between two steps: constraints values assignment and netlist ﬁle
generation.
• Constraints Values Assignment:
In this step, each constraint is assigned a speciﬁc value. Indeed, during the extraction phase, it
may be determined that adequate values for some speciﬁcation and test-related constraints are
not clearly speciﬁed or not provided in the design preliminary datasheet. The reason behind
this is usually speciﬁcation and test-related constraints are not allocated higher priority before
the test phase. For some type of constraints, which have not been adequately, it could be too
late to make the necessary changes during the test phase. Examples include speciﬁcation and
test-related constraints that can affect the design (illustrative examples of such constraints, will
be presented in chapter 4).
To complement the deﬁnition of certain constraints values, we perform a worst-case tolerance
analysis. Through this analysis, we identify the tolerance levels on each of these constraints.
This is useful to predict, in an early design phase, the circuit behavior under extreme test
conditions (e.g., operational temperature levels, random noise levels, etc.).
Tolerance limits deﬁne the range of values in which speciﬁcations are guaranteed to pass the
test. These limits are obtained by changing each constraint’s value in predeﬁned percentage
increments or decrements. The implementation of this task is described in Algorithm 3.2.
Once the required tolerance limits deﬁned, we assign a value within these limits to each con-
straint (line 2 in Algorithm 3.3). In doing so, we provide the set of assigned speciﬁcation and
test-related constraints that will be used in the next netlist ﬁle generation step.
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Algorithm 3.2 Constraints Tolerance Limits Variation
Require: Ci, Delta ; /* Ci: Specification and test-related constraints,
Delta: percent variations from the initial constraints nominal
values∗/
1 for each constraint c of Ci do
2 [lowerlimit , upperlimit] = ComputeToleranceLimits (c, Delta(c))
3 return [lowerlimit , upperlimit]
end
Algorithm 3.3 Constraints Values Assignment
Require: Ci, ToleranceArray ; /* Ci: Specification and test-related
constraints, ToleranceArray: Set of constraints tolerance limits
intervals ∗/
Ensure: Ci ⊂ ToleranceArray
1 for each constraint c of Ci do
2 c = AssignValueWithinToleranceLimits ()
end
3 return Ci
• Netlist File Generation:
Based on the initial AMS design behavioral model (provided by the designer) and the ex-
tracted speciﬁcation and test-related constraints, a netlist ﬁle that represents the AMS design
behavioral model in the presence of speciﬁcation and test-related constraints is automatically
generated using GenerateCircuitNetlist() function (line 3 in Algorithm 3.1). The detailed im-
plementation of this function is outlined in Algorithm 3.4.
Indeed, during netlist generation, the algorithm operates in two modes as illustrated in Figure
3.3 :
- 1. A read mode (lines 1-2 in Algorithm 3.4) that reads the input ﬁles containing the ini-
tial AMS design behavioral model and the extracted speciﬁcation and test-related con-
straints.
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- 2. A create mode (lines 3-10 in Algorithm 3.4) during which the algorithm integrates the
extracted speciﬁcation and test-related constraints into the initial AMS design behavioral
model.
Constraints integration requires the position at which additional speciﬁcation and test-
related constraints should be inserted (insertPosition parameter). This is determined a
priori using a Search function that ﬁnds the position of a target constraint within the
initial AMS design behavioral model. Next, based on the insertPosition parameter, the
algorithm either copies the content of the initial AMS design behavioral model (lines 5-6
& lines 8-9 in Algorithm 3.4) or simply inserts a given constraint ( line 7 in Algorithm
3.4) into the newly created netlist ﬁle (line 3 in Algorithm 3.4). This step is repeated
until all additional constraints are inserted.
The output is a ﬁle with a speciﬁc extension, such as ’.cir’, that contains the new AMS
design model with the additional speciﬁcation and test-related constraints which is then
fed into the circuit simulator, as illustrated in Figure 3.1.
The netlist generation also includes another pre-veriﬁcation step during which it is checked
that a test scheme is deﬁned for each speciﬁcation. In case there is no test scheme deﬁned for a
given speciﬁcation, one must be elaborated and the associated test related constraints must be
extracted for the netlist generation to be successful.
Detecting such missing test schemes is one of the beneﬁts of our approach. The implementation
of this pre-veriﬁcation step is described in Algorithm 3.5.
The pre-veriﬁcation step depends on two parameters TESTf lag and SELECT . TESTf lag is a
control parameter used to make sure that there is at least one test scheme deﬁned for each
speciﬁcation. In this case, based on the SELECT value the algorithm reads either the set
of speciﬁcation-related (SELECT = 0) constraints or the set of test-related (SELECT = 1)
constraints (line 2-5 in Algorithm 3.5). The algorithm then returns the set of constraints (line
6) otherwise an error message indicating a missing test scheme is generated (line 7).
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Algorithm 3.4 Netlist File Generation
Require: AM, Ci, insertPosition ; /* AM: AMS design model, Ci:
Specification and test-related constraints, insertPosition: The position
where a given constraint should be inserted∗/
Ensure: Ci 
⊂ /0
- - - - - - - - - - - - - - - - - - - - - - - -Read mode- - - - - - - - - - - - - - - - - - - - - - -
1 ReadInitialDesignModel (AM);
2 ReadExtractedSpeciﬁcation/TestRelatedConstraints (Ci);
- - - - - - - - - - - - - - - - - - - - - - - -Create mode- - - - - - - - - - - - - - - - - - - - - - -
3 CreateNewNetlistFile ();
4 for each constraint c of Ci do
5 for j = 1: insertPosition(c) do
6 CopyInitialDesignModel(AM(j))
end
7 InsertConstraint (c)
8 for j = (insertPosition(c) + length(c)) : length(AM) do
9 CopyInitialDesignModel(AM(j))
end
end
10 return DesignBehavioralModelWithAdditionalConstraints
Algorithm 3.5 Netlist File Generation: Pre-veriﬁcation step
Require: TESTf lag, SELECT
Ensure: TESTf lag ≥ 1
1 while TESTf lag ≥ 1do
2 if SELECT = 0 then
3 Ci (: , 1)= read (SpeciﬁcationRelatedConstraints);
4 else if SELECT = 1 then
5 Ci (: , 2)= read (TestRelatedConstraints) ;
end
6 return Ci ;
end
7 UNDEFINED TEST SCHEME FOR THE GIVEN SPECIFICATION! ;
Both the AMS design netlist with and without speciﬁcation and test-related constraints can be
written using any standard circuit simulator such as PSpice A/D (Wilson, 1989). After netlist
ﬁle generation, we automatically simulate the resulted AMS design netlist.
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Figure 3.3 Netlist File Generation
3.2.1.3 Veriﬁcation Phase
Once the modeling phase is complete, a simulation-based veriﬁcation phase is conducted to
assess the impact of the extracted constraints on the AMS design performance. The methodol-
ogy supports different levels of abstraction and different simulation engines. Here, it is imple-
mented using Matlab and Orcad PSpice environments.
The ﬁrst step of the veriﬁcation phase is to simulate the resulting AMS design netlist from the
modeling phase, using PSpice. The goal of this simulation is to obtain the circuit output un-
der speciﬁcation and test-related constraints variations, which will be contained in the created
simulation result ﬁle (Out.dat). Next a Matlab/Pspice interface is used for post-processing the
simulation results from PSpice ( lines 4-5 in Algorithm 3.1).
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Thereafter, given the AMS circuit output (Out.dat), the set of speciﬁcations ( ), and the set
of speciﬁcation and test-related constraints (), we use the constraint-based property check-
ing algorithm (lines 4-11 in Algorithm 3.1) in a Matlab simulation environment. The later is
composed of two main sub-algorithms: an output post-processor used for post-processing the
simulation results from PSpice and a property checker.
Accordingly, the PSpice output trace (OT ), property speciﬁcation, speciﬁcation and test-related
constraints, simulation parameters and initializations are evaluated using the constraint-based
property checking algorithm as shown in Figure 3.1.
The communication signals between the property checker and the output post processor (see
Figure 3.1) are used as trigger signals to start a new monitoring process (a new speciﬁcation
input).
The implementation of the property checker is shown in Algorithm 3.6. Checkproperty() func-
tion (line 1) evaluates whether or not a target speciﬁcation Si is satisﬁed for a given ofﬂine
simulation trace OT p in the presence of the extracted speciﬁcation and test-related constraints
Ci. In fact, it asserts Monitor f lag=1 if a speciﬁcation violation occurs. Otherwise, it reports
that the property speciﬁcation is satisﬁed.
Algorithm 3.6 Property Checker
Require: OT p, Si, Ci ; /* OT p: Post-processor output, Si: Specification,
Ci: Specification and test-related constraints */
1 Checkproperty(OT p, Si, Ci) ;
2 return Monitor f lag ;
Generally, property monitoring can be as simple as watching the circuit output (i.e., voltage,
current etc.). Conversely, it can be more complex when a certain amount of post-processing
is necessary to make sense of the output data. Depending on how the design output signal
should be observed, in an online or ofﬂine fashion (Yuan et al., 2006), the property checker
is created. Although, online monitoring is more feasible when verifying simple speciﬁcations,
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ofﬂine monitoring allows the veriﬁcation of more complex speciﬁcations at the cost of high
memory consumption.
The veriﬁcation results obtained from the property checker allow us to draw certain conclu-
sions about the design, such as how do these additional constraints affect the AMS design
performance, and what are the beneﬁts of addressing them in the early design phases.
3.2.2 Monitoring speciﬁcations of AMS designs in the presence of speciﬁcation and test-
related constraints with tester’s components characteristics:
In this section we extend the previous constraint-based veriﬁcation approach to handle ad-
ditional performance characteristics derived from the mixed-signal tester components. The
extended version of the proposed methodology is illustrated in Figure 3.4.
The idea behind the veriﬁcation approach is that including additional characteristics related
to the tester components with speciﬁcation and test-related constraints makes the speciﬁcation
deﬁnition complete and unambiguous. Indeed, not only speciﬁcation and test-related con-
straints can impact and alter the AMS design functionality in unexpected way but also the
tester hardware. In that, the problem of speciﬁcation test result divergence, between an ATE
and a practical customer environment due to their different tester component characteristics,
has become a major concern according to (Nakura et al., 2016). The typical example is the
tester’s power supply block sometimes too good, compared with a practical customer power
supply, which results in test-escapes or less better than the customer power supply which results
in yield loss (Arabi, 2010).
In this thesis we also tackle this problem through early deﬁnition of the tester characteristics
used to ensure that the AMS design speciﬁcation is met. Our methodology employs speciﬁc
tester components characteristics, as they are extracted and used during the modeling and ver-
iﬁcation phases. In case, the solution to compensate for the difference between an ATE and
a practical customer environment involves additional interface elements, our methodology al-
lows designers to make the necessary changes during early design phases. This, in turn, reduces
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Figure 3.4 Extended version of the constraint-driven veriﬁcation
methodology
the risk of costly errors caused by incomplete, ambiguous or missing details in the speciﬁcation
documents.
3.2.2.1 Extraction Phase
We repeat the previous extraction phase, except we add another step to extract these character-
istics as illustrated in Figure 3.5.
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Figure 3.5 Extraction Phase: Extended version
3.2.2.2 Modeling Phase
As in the previous modeling phase, the function Speciﬁcation/TestRelatedConstraintsValuesAssignment
(line 2 in Algorithm 3.1) is used to assign values to the extracted tester components character-
istics. These are then used to generate the new AMS design netlist.
The implementation of the netlist ﬁle generation and its corresponding pre-veriﬁcation step is
shown in Figure 3.6 and Algorithm 3.7, respectively.
3.2.2.3 Veriﬁcation Phase
The veriﬁcation phase is the same as in the constraint-based property checking algorithm (lines
4-11 in Algorithm 3.1). Subsequently, given the AMS design netlist in the presence of speciﬁ-
cation and test-related constraints as well as the tester components characteristics, we perform
a simulation based technique to assess the impact to the tester inaccuracies on the reliability of
the test results.
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Figure 3.6 Netlist File Generation: Extended version
Algorithm 3.7 Netlist File Generation for the extended version: Pre-veriﬁcation step
Require: TESTf lag, SELECT
Ensure: TESTf lag ≥ 1
1 while TESTf lag ≥ 1do
2 if SELECT = 0 then
3 Cin (: , 1)= read (SpeciﬁcationRelatedConstraints);
4 else if SELECT = 1 then
5 Cin (: , 2)= read (TestRelatedConstraints) ;
else
6 Cin (: , 3)= read (TesterComponentsCharacteristics) ;
end
7 return Cin ;
end
8 UNDEFINED TEST SCHEME FOR THE GIVEN SPECIFICATION! ;
Advantages of the extended approach are robustness and ﬂexibility to account for external
mixed-signal tester components characteristics. Likewise, the approach estimates the accep-
tance/rejection of AMS circuits with reference to these characteristics.
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3.3 Summary
In this chapter, we presented a constraint-driven veriﬁcation methodology for monitoring spec-
iﬁcations of AMS designs. The proposed methodology includes three phases: constraints ex-
traction, modeling and veriﬁcation. It requires the deﬁnition of at least one test scheme for
each speciﬁcation. In case there is no test scheme deﬁned for a given speciﬁcation, a failure
message is generated to notify that one must be elaborated. This early deﬁnition of speciﬁca-
tion test schemes allows to consider speciﬁcation and test-related constraints such that the tests
can be adequately performed. Likewise, it helps in the early discovery of missing, incomplete
or misunderstood speciﬁcations, by forcing a detailed analysis of all speciﬁcations. We use
behavioral models to capture the AMS design functionality at high level of abstraction, how-
ever the methodology can be easily applied at lower levels of abstraction. First, we derive and
model speciﬁcation and test-related constraints for each speciﬁcation. These constraints are
then added to the initial AMS design high-level behavioral model that is then simulated. Next,
an assertion based runtime veriﬁcation is carried out in a MATLAB simulation environment.
We also extend our constraint-based veriﬁcation methodology to handle additional set of per-
formance features derived from the mixed-signal tester components used for speciﬁcations
tests. The combination of speciﬁcation and test-related constraints with tester’s instrument
characteristics enriches us to assess the impact of the mixed-signal tester inaccuracies on the
reliability of the speciﬁcation test. The methodology estimates the acceptance/rejection of the
AMS design with respect to the tester’s characteristics.
In the next chapter, we apply our methodology to several illustrative examples, namely 2D
and 3D AMS designs. Each phase of the proposed methodology is explained in more detail.
Several interesting functional speciﬁcations are analyzed and veriﬁed. A comparison of our
veriﬁcation results with those obtained using previous approaches is illustrated.
CHAPTER 4
CASE STUDIES
This chapter illustrates our veriﬁcation methodology through three concrete examples namely,
a commercial frequency synthesizer IC based on a charge pump phase locked loop (CP-PLL),
a 3D clock tree IC and a sigma-delta modulator. First, it outlines the relevant speciﬁcation
and test-related constraints of each case study followed by its behavioral model. Second, it
describes several interesting functional speciﬁcations and illustrates the obtained veriﬁcation
results.
4.1 Commercial Frequency Synthesizer IC based on a Charge Pump Phase-Locked
Loop
The functional speciﬁcations of the frequency synthesizer IC are listed in Table 4.1. In this
example we wish to verify the lock time, output frequency and reference spurs speciﬁcations.
As mentioned in Chapter 3, the ﬁrst step in our methodology is to manually extract the design
speciﬁcations, speciﬁcation-related constraints as well as the speciﬁcations test schemes from
the design preliminary datasheet. Indeed, the extracted test scheme used for the target speciﬁ-
cations is presented in Figure 4.1, where the frequency synthesizer IC is the Device Under Test
(DUT).
Table 4.1 Speciﬁcations of the CP-PLL frequency
synthesizer IC (Freescale Semiconductor, 1999).
Parameter Symbol Value
Lock time Tlock ≤ 0.2 ms
Output Frequency Fout [100, 550]MHz
Supply Voltage Vpos [1.8, 3.6]V
PFD Output Current [PDoutL,PDoutH ] [1.1, 4.4]mA
Charge Pump Voltage [VCPLo,VCPHi] [0, 5]V
VCO Gain K1 4e6 Hz/volt
Reference Spurs Re fspur < -60 dB
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Figure 4.1 Speciﬁcation Test Circuit
(Freescale Semiconductor, 1999).
The measurements at the test point consist simply of the voltmeter, oscilloscope and spectrum
analyzer readings of the speciﬁcations of interest. A detailed description of the procedures
used in testing each of the extracted speciﬁcations and the IC application circuit (see Figure
4.2) are illustrated in (Freescale Semiconductor, 1999).
4.1.1 Identiﬁcation of Relevant Speciﬁcation and Test-related Constraints
Based on the extracted test scheme and the application circuit which are used for the output
frequency, reference spurs and lock time speciﬁcations, we deﬁne test-related constraints as
the requirements related to the physical connection interface between the DUT and the test
instruments (including the DUT input/output connecting components). In order to fully ana-
lyze the impact of these constraints on the frequency synthesizer behavior, we add a variation
constraint on the capacitors (CLi and CLo) used to connect the DUT to the test instruments (in-
cluding waveform generators, voltmeters, oscilloscopes, spectrum analyzer, etc) as illustrated
in Figure 4.1. The capacitance variations are within 10% of their initial value (given in the de-
sign datasheet). In addition, we consider speciﬁcation-related constraints as the requirements
on the DUT power supply (Vpos) for proper operation (see Figure 4.2). To get more realistic
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Figure 4.2 Application Circuit (Freescale Semiconductor, 1999).
results with respect to power ﬂuctuations due to noise, we add to the initial frequency syn-
thesizer behavioral model a circuit-level model of a power distribution network (PDN) (Smith
et al., 2000), illustrated in Figure 4.3. The PDN has noise contributions from the chip, package,
printed circuit board (PCB) and the voltage regulator module (VRM) (Smith et al., 2001).
Figure 4.3 Power Distribution Network
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The impedance proﬁle of the derived PDN (seen by the chip pads) is presented in Figure 4.4.
Similarly, we assume that we have a noisy input voltage module.
Figure 4.4 Power Distribution Network impedance proﬁle
The peak-to-peak noise value is approximately 10% of the nominal power supply value pre-
sented in the datasheet, which in this case is 350mV peak-to-peak (note that the circuit is
supplied with 3.6 V power in this application). The amplitude distribution of the voltage noise
is Gaussian. The values of these speciﬁcation and test-related constraints are chosen in such
a way that the CP-PLL frequency synthesizer IC is guaranteed to operate within the speciﬁca-
tions listed in the datasheet.
To sum up, we formalize the system of speciﬁcation and test-related constraints as follows:
spec/testcst =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
CLi ∈ [CLimin, CLimax]
CLo ∈ [CLomin, CLomax]
Vsupply−noise ≤ ε
where CLi and CLo represent the DUT input/output connection elements and ε represents the
maximum tolerable noise level.
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In what follows, we assess the impact of the aforementioned constraints on the CP-PLL based
frequency synthesizer performance.
4.1.2 CP PLL based frequency synthesizer Behavioral Model
Before introducing the CP-PLL based frequency synthesizer model we recall some general
concepts related to PLL modeling.
- PLL Modeling
PLLs are a class of AMS circuits that are commonly used in many applications including
frequency synthesis, phase/frequency modulation and clock data recovery. Various behavioral
models have been built (Li & Meiners, 2000; Andreu et al., 2001; Acco et al., 1999) in order
to facilitate PLLs analysis and to detect out-of-speciﬁcation failures at early design stages.
These abstracted models provide a good accuracy and represent a notable attempt to evaluate
the PLL performance before committing to silicon. Generally, simulation-based veriﬁcation
for high-level design models is conducted to evaluate the PLL’s functional speciﬁcations under
particular initial conditions and parameters values. Likewise, the circuit functionality is veriﬁed
under the assumption that these speciﬁcations are correct, complete and accurate. Nevertheless,
typical speciﬁcations (provided in the design datasheet) might appear as not clear and explicit
enough to allow a predictable veriﬁcation process that guarantees correct functionality of the
end product.
In this case study, we have reproduced the behavioral model of the commercial CP-PLL
based frequency synthesizer IC (MC145181) provided in (Freescale Semiconductor, 1999),
a datasheet from Freescale. The IC block diagram is presented in Figure 4.5.
To illustrate the impact of speciﬁcation and test-related constraints, two sets of simulations are
performed here, with and without these constraints.
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Figure 4.5 CP-PLL based frequency synthesizer Block Diagram
(Freescale Semiconductor, 1999).
- PSpice Implementation of the CP-PLL Frequency Synthesizer for the Case without
Speciﬁcation and Test-related Constraints:
To simulate the operation of the CP-PLL frequency synthesizer in Figure 4.5, we need a model
for the phase-frequency detector (Ph/Frq Det) & the charge pump, a model for the low-pass
ﬁlter and a model for the VCO. The reference frequency fRe f is the frequency of the reference
oscillator divided by the value programmed into the R counter (fRe f= fOsce/R). In this PSpice
implementation, fRe f is used directly (to avoid overloading the circuit simulation with a higher
frequency followed by a counter). In the same manner, the input ampliﬁer and N counter are
folded into the model for the VCO.
The behavioral model of the CP-PLL based frequency synthesizer is presented in Figure 4.6. It
is developed using Analog Behavioral Modeling (ABM) feature of PSpice (refer to section 1.3
in chapter 1 for more details about ABM feature of PSpice). It consists of a phase-frequency
detector (Ph/Frq Det) with a reference oscillator (HB1 block), a loop ﬁlter, and a voltage-
controlled oscillator (VCO) represented by HB2 block in Figure 4.6. Each of these compo-
nents is modeled using analog behavioral block. For ease of use, the models are developed as
parameterized subcircuits.
The output signals from the reference oscillator (fRe f ), included in HB1 block and presented
in Figure 4.8, and the VCO (Out) are compared to determine the lead/lag relationship and a
compensating up (PDout-Hi) or down (PDout-Lo) current signal is generated. The loop ﬁlter is
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Figure 4.6 CP-PLL based frequency synthesizer ABM Model
(Freescale Semiconductor, 1999)
then used to convert the current from the PFD to a tuning voltage for the VCO. Following are
the ABM models for the blocks in Figure 4.6.
• HB1 block
It includes a reference Oscillator (HB block) and a PFD with dual charge pumps as shown in
Figure 4.7. The PFD subcircuit has two inputs, one from the reference oscillator (fRe f ) and the
other from the VCO (In). The two signals are compared to determine the lead/lag relationship
and a compensating up (PDout-Hi) or down (PDout-Lo) signal is generated.
The ABM model for simulating the reference oscillator (HB Block) is shown in Figure 4.8.
Re f =
⎧⎨
⎩
sin(tw ∗ fr ∗ time) if V (shi f t) < 1
sin(4∗ tw ∗ fr ∗ time) else
Its output is deﬁned by an IF-THEN statement to produce a frequency that is either the refer-
ence frequency (fr), if the input signal "shift" is low, or four times fr if it is high. A limiter/gain
block is used to convert the sine wave output into a square wave.
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Figure 4.7 HB1 block: PFD with Dual Charge Pumps &
Reference Oscillator ABM Models
(Freescale Semiconductor, 1999)
Figure 4.8 HB block: Reference Oscillator ABM Model
(Freescale Semiconductor, 1999)
More details about the implementation of internal sub-blocks (HB3 and HB4) is illustrated in
(Freescale Semiconductor, 1999) (more speciﬁcally on Figures 41-47 in this datasheet).
• HB2 Block
This block represents the VCO and is implemented using a sine wave generator with a control
element as presented in Figure 4.9. An analog behavioral block is employed as a sine wave
generator and a GVALUE element is used as a control element. The equation for the sine wave
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generator is given by:
Out =
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
sin((
tw
N+Sz
) fc ∗ time+ v(int)) if V (turbo) < 1
sin((
4∗ tw
N+Sz
) fc ∗ time+ v(int)) else
where fc is the VCO frequency when the control voltage is zero.
Figure 4.9 HB2 block: VCO ABM Model
(Freescale Semiconductor, 1999)
The GVALUE element acts as an integrator and its output is given by:
v(int) = K1∗ v(ctrl)∗Qc (4.1)
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where K1 is the VCO gain in Hz/V.
- PSpice Implementation of the CP-PLL Frequency Synthesizer for the Case with
Speciﬁcation and Test-related Constraints:
In order to assess the impact of speciﬁcation and test-related constraints some changes must be
made to the previous PSpice implementation. The R and N counters are considered in the loop
model as presented in Figure 4.5. By including the two counters, the reference frequency fRe f is
not directly used. It is rather the frequency of the oscillator divided by the value programmed
into the R counter. Likewise the input ampliﬁer and N counter are unfolded from the VCO
model.
In what follows, we verify the CP-PLL based frequency synthesizer IC speciﬁcations with and
without speciﬁcation and test-related constraints (spec/testcst).
4.1.3 Veriﬁcation Results
In this section we report the results obtained with the CP-PLL based frequency synthesizer
IC parameters listed in Table 4.2 where fc and K1 represent, respectively, the VCO frequency
when the control voltage is zero and the VCO gain in rad/V. With respect to our methodology,
these veriﬁcation results are obtained by simulating the CP-PLL based frequency synthesizer
netlist, with the power distribution network (PDN) model in Figure 4.3, using PSpice.
In this case study, we have simulated the MC145181 main loop that covers 100 to 550 MHz
frequency band (see Figure 4.2). An external reference fOsce ∈ [9, 80] MHz is used. This
reference signal is AC coupled into Osce pin (the coupling capacitor is in series with the load
RL =50 Ω) and the Oscb pin is left ﬂoating as illustrated in Figure 4.1. Since the phase detector
is chosen to run at 25 KHz (fRe f= 25 kHz), the reference fOsce must be divided down to 25 KHz
by the R counter (fRe f= fOsce/R). The main VCO is AC coupled into fin pin as presented in
Figure 4.2. The Output frequency is measured using the test method illustrated in Figure 4.1.
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Table 4.2 Parameters for the CP-PLL based frequency
synthesizer Model (Freescale Semiconductor, 1999).
Parameter Value Unit
fRe f 25 KHz
fc 544.6 MHz
K1 4 MHz/V
R1 60.4 KΩ
R2 20 KΩ
R3 40.2 KΩ
R4 1 KΩ
C1 330 pF
C2 330 pF
C3 3300 pF
C4 330 pF
C5 33 pF
C6 50 pF
In order to assess the impact of the previously deﬁned speciﬁcation and test-related constraints
spec/testcst , we have redeﬁned the frequency synthesizer’s system speciﬁcations by taking into
account the speciﬁcation and test-related constraints as follows:
SystemSpeci f ications=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
Tlock ≤ 0.2ms
Fout ∈ [100, 550]MHz
Refspur < −60dB
CLi ≥ 350 pF at Osce pin
CLi ≥ 310 pF at fin pin
CLo ≥ 310 pF
Vsupply−noise ≤ 350 mV P-P
Indeed, a more rigorous deﬁnition of the input connecting capacitor CLi at Osce input pin has
to be ≥ 350 pF. This is because the minimum frequency at this pin can be as low as 9MHz
(fOsce ∈ [9, 80] MHz as speciﬁed in the IC datasheet) and since the AC coupling capacitance
with the input load impedance forms a high pass ﬁlter with a cut-off frequency: fc= 1/(2 π RL
CLi).
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The same applies to input pin fin (see Figure 4.2) the input connecting capacitor at this pin must
be ≥ 310 pF since the minimum tunable frequency of the VCO used is 10 MHz. Likewise CLo
must be ≥ 310 pF to adequately perform the output frequency signal measurements.
The ﬁrst speciﬁcation that we have veriﬁed is the lock time speciﬁcation. It is the maximum
time required for the CP-PLL synthesizer to switch from one frequency to another, which must
be ≤ 0.2 ms. In the normal application of our methodology, the AMS design behavioral model
simulation takes into account all the speciﬁcation and test-related constraints. However, as
mentioned previously, to illustrate the impact of these constraints, two sets of simulations are
performed here, with and without these constraints.
The veriﬁcation results without speciﬁcation and test-related constraints, corresponding to the
veriﬁcation method used in (Freescale Semiconductor, 1999), are depicted in Figure 4.11.
These results indicate that no speciﬁcation violation has occurred and Tlock ≤ 0.2 ms. The
rest of the veriﬁcation results without speciﬁcation and test-related constraints are summarized
in Table 4.3 (middle column). Likewise, the veriﬁcation results of Tlock as well as the rest of
the CP-PLL synthesizer speciﬁcations for different values of CLi, CLo and Vsupply−noise, when
speciﬁcation and test-related constraints are applied, are reported in Table 4.3 (right column).
Table 4.3 Simulation results with and without
speciﬁcation and test-related constraints
Parameter performance Results without
speciﬁcation/test-related
constraints
Results using
Constraint-Based-PC
Algorithm
Lock time: Tlock 0.2 ms 0.7 ms/does not lock
Operating Frequency: Fout [100, 550] MHz [95, 372.6] MHz
Reference Spurs: Re fspur -63 dB -33.69 dB
Veriﬁcation Status Veriﬁed Violated
These veriﬁcation results indicate that the CP-PLL frequency synthesizer IC fails in the pres-
ence of speciﬁcation and test-related constraints, if these constraints are not satisﬁed, and that
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Figure 4.10 Simulation results of the lock time speciﬁcation:
Results with speciﬁcation and test-related constraints
two main scenarios were observed; either the IC does not get locked to the input frequency
and a speciﬁcation violation is reported, as illustrated in Figure 4.10, or it gets locked to the
input frequency with a maximum settling time of 0.7 ms (see Table 4.3, right column) and an
output frequency ranging from 95 MHz to 372.6 MHz, which in both cases violates the desired
system speciﬁcations in Table 4.1.
In summary, the obtained results clearly show the relevancy of the proposed approach as it
ﬁnds realistic operation conditions with which speciﬁcations are not met, while the IC was
previously veriﬁed with existing techniques. As the different component values were directly
taken from (Freescale Semiconductor, 1999), our results show that some additional speciﬁca-
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Figure 4.11 Simulation results of the lock time speciﬁcation:
Results without speciﬁcation and test-related constraints
tion and test-related constraints on those component values would be required to make sure
that the IC will perform as predicted. Finding this early in the design process allows design-
ers to make the necessary changes. Note that in our methodology, the speciﬁcation violations
are automatically detected by the constraint-based property-checking algorithm, namely the
veriﬁcation phase of Algorithm 3.1 in chapter 3.
4.2 3D Clock Tree
In this section, we present another case study, namely a 3D clock tree. Through this example,
we highlight different type of test-related constraints, in particular those that affect the design.
We show the importance of early consideration of such constraints on the design performance.
In this case study, we use the circuit models in (Zhao et al., 2011) which are not behavioral
models but can still be used as our methodology supports different levels of abstraction. Indeed,
the proposed veriﬁcation methodology is ﬂexible and in some cases, it may take lower level
description of the circuit instead of its behavioral description. The 3D clock tree is composed of
two dies and simulated using Spice circuit simulator. We replace the clock source for pre-bond
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and post-bond operations with the CP-PLL frequency synthesizer (Freescale Semiconductor,
1999) studied in the previous section.
The circuit models used for post-bond and pre-bond test (Zhao et al., 2011) are presented in
Figure 4.12, where node A is the clock source for post-bond operation. Sink C on die-0 and
sink E on die-1 have loading capacitances of CLC and CLE , respectively. A TSV with a TSV-
buffer is used to connect node B and D. The sub-tree on die-1 (edge (D,E)) is connected to F
(the pre-bond testing clock source) using a transmission gate (TG). Capacitors CLC and CLE
have the same value of 5fF. The wires (A,B), (B,C), (D,E) and (F,D) have the same length of
500μm. Pre-bond test of the 3D clock tree requires that each die in the stack be separated and
tested individually using a single test probe.
Figure 4.12 Speciﬁcation Test Circuits for: (a) post-bond 3D
clock tree, (b) pre-bond testable 2D clock tree on die-0,
(c) pre-bond testable 2D clock tree on die-1 (Zhao et al., 2011)
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4.2.1 Identiﬁcation of Relevant Speciﬁcation and Test-related Constraints
The pre-bond test of each die in the 3D clock tree (die-0 and die-1 in Figure 4.12) requires
a fully connected clock tree so that the minimum-skew clock signal can be delivered to the
sinks on die-0 and die-1 using a single test probe. However, it is shown in (Minz et al., 2008)
and (Zhao & Lim, 2010) that only one die in 3D clock trees with multiple TSVs, has a fully
connected 2-D clock tree while the other dies in the stack have several small, isolated subtrees.
This in turn makes pre-bond test of the 3D clock tree next to impossible (Zhao et al., 2011) as
each subtree necessitates its own probe pad. Additionally, the overall timing accuracy (OTA)
of the testing equipment is more than ±100 ps (Verigy V93000 SoC Series Pin Scale Digital
Cards) which makes dealing with many probe pads to test a clock signal very hard especially
when testing with multiple probes is very costly.
Another constraint appears during the pre-bond test of the 2D clock tree in die-0 (see Figure
4.12) as the skew speciﬁcation of this die cannot be met without the presence of the downstream
capacitances of the subtree in die-1. This consequently may either hinder or impede the test
process.
In accordance with the previously deﬁned speciﬁcation and test-related constraints, there are
three major design modiﬁcations in order to enable efﬁcient pre-bond and post-bond testing of
the 3D clock tree IC:
spec/testcst=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
1- Redundant tree construction for die-1
(Reddie−1; die-0 already contains a fully connected clock tree).
2-TSV-buffer insertion
(to avoid the high skew situation during the pre-bond test of die-0).
3-TG insertion
(to connect or disconnect the redundant tree).
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4.2.2 3D Clock Tree Model
As mentioned before, we use the 3D clock tree with two dies from (Zhao et al., 2011), and we
replace the clock source for pre-bond and post-bond operations with the CP-PLL frequency
synthesizer (Freescale Semiconductor, 1999) studied in the previous section. We use technol-
ogy parameters from the 45 nm predictive technology model (Verigy V93000 SoC Series Pin
Scale Digital Cards) with a unit-length wire resistance of 0.1/μm and a unit-length wire capac-
itance of 0.2 fF/μm. The values of the sink capacitance are within the range [5 fF, 80 fF]. The
buffer parameters are set to: Rd= 122 Ω, CL= 24 fF, and td = 17 ps. We use 10 μm×10μm
via-last TSVs with 20μm height and 0.1μm liner oxide thickness. TSV parasitics (Synopsys
Raphael) are set to RTSV= 0.035 Ω and CTSV= 15.48 fF. The supply voltage (Vdd ) is set to
1.2-V 2. The maximum load capacitance for each buffer cmax is 300 fF.
In Spice simulation, wire segments and TSVs are represented as π models and clock buffers
and TSV-buffers are represented as inverter pairs. The speciﬁcation of the target 3D clock tree
is deﬁned as follows (Zhao et al., 2011):
Skewspec=
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
SkewPost−bond ≤ 42.21ps
SkewPre−bond(die−0) ≤ 42.21ps
SkewPre−bond(die−1) ≤ 54.13ps
where SkewPost−bond is the clock skew speciﬁcation for post-bond test (Figure 4.12 (a)),
SkewPre−bond(die−0) and SkewPre−bond(die−1) are the clock skew speciﬁcations for the pre-bond
testable 2D clock tree on die-0 (Figure 4.12 (b)) and die-1 (Figure 4.12 (c)) respectively.
4.2.3 Veriﬁcation Results
In this section we report the results obtained with the 3D clock tree in Figure 4.12 (a), where
die-0 contains the clock source and has a fully connected tree while die-1 has a sub-tree (edge
(D,E)).
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In order to assess the impact of the previously deﬁned speciﬁcation and test-related constraints
spec/testcst , we have redeﬁned the skew speciﬁcation as follows:
Skewspec/test−cst=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
SkewPost−bond ≤ 42.21 ps
SkewPre−bond(die−0) ≤ 42.21 ps
SkewPre−bond(die−1) ≤ 54.13 ps
1−Reddie−1 = edge (F,D)
2−TSVbu f f er = (Rd= 122 Ω, CL= 24 fF, td = 17 ps)
3−TGparam =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
CnodeD,Gr= 14.2 fF when TG is off
(CIn,Gr= 16.4 fF, COut,Gr= 18.4 fF ,
RIn,Out= 108 Ω ) when TG is on
where CnodeD,Gr is the capacitance between node D and the ground when the transmission gate
(TG) is off,CIn,Gr,COut,Gr and RIn,Out are the capacitance between the TG input and the ground,
the capacitance between the TG output and the ground and the resistor between the TG input
and output respectively, when the transmission gate (TG) is on.
These additional speciﬁcation and test-related constraints are passed as input arguments to
GenerateCircuitNetlist() function (see line 3 in Algorithm 3.1 in chapter 3), during the mod-
eling phase, in order to generate the 3D clock tree netlist that is then fed into Spice circuit
simulator.
We have simulated the 3D clock tree using our constraint-based property checking algorithm
and compared the obtained results with the clock skew speciﬁcation Skewspec/test−cst . The
simulation results for the post-bond clock skew give 42 ps for the global 3D clock tree, a clock
skew value of 42.3 ps and 54.19 ps for the 2D clock trees on die-0 and die-1 respectively.
This is in the case when the previous speciﬁcation and test-related constraints are respected
otherwise the algorithm reports a speciﬁcation violation.
In summary, these veriﬁcation results show that, after die separation in order to verify the two
dies (die-0 and die-1) individually, the clock skew speciﬁcation on die-1 (which does not con-
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tain a fully connected clock tree) cannot be veriﬁed without adding the redundant tree Reddie−1
(edge (F,D)) and a speciﬁcation violation is reported. Likewise, there is a skew degradation
during the pre-bond veriﬁcation of die-0 as the downstream capacitances of the sub-tree (edge
(D,E)) in die-1 are not present. Though, once a TSV-buffer is inserted on die-0, the clock
skew speciﬁcation is reported to be true and there is no change to the delay at the sink C on
die-0 after die separation since the buffer shields off all the downstream capacitance. Addition-
ally, the clock skew veriﬁcation was not possible after die bonding without the use of a TG to
disconnect the redundant sub-tree on die-1 and the speciﬁcation is reported to be false.
While pre-bond testing process is particularly difﬁcult, if not impossible (Zhao et al., 2011;
Lee & Chakrabarty, 2009; Gambino et al., 2015), these results clearly show the relevancy of the
proposed approach as it ﬁnds out-of-speciﬁcation situations due to a lack of early consideration
of speciﬁcation and test-related constraints on the clock skew speciﬁcation. These additional
constraints are essential elements for an efﬁcient pre-bond and post-bond veriﬁcation of the 3D
clock tree IC and consequently for an efﬁcient pre-bond and post-bond test.
4.3 Sigma-Delta Modulator
In addition to speciﬁcation and test-related constraints, the proposed methodology takes into
account the tester components characteristics during the modeling and veriﬁcation phases as
illustrated in Figure 3.4, chapter 3. In this section, the extended approach is illustrated on a
sigma-delta modulator. The effects of speciﬁcation and test-related constraints with tester’s
instrument characteristics on the AMS design performance are analyzed at a high level of
abstraction.
The sigma-delta modulator (Figure 4.13) speciﬁcations are listed in Table 4.4. In this case
study, we are interested in checking the signal-to-noise and distortion ratio (SNDR) and reso-
lution (Rbit) speciﬁcations. The ﬁrst step in speciﬁcations analysis is to identify and manually
extract the set of speciﬁcation and test-related constraints as well as the tester components
characteristics as described in chapter 3.
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Table 4.4 Speciﬁcations of the sigma-delta modulator
(Brigati et al., 1999).
Parameter Symbol Value
Signal-to-Noise and Distortion Ratio SNDR 101.5 dB
Resolution Rbit 16 bits
Signal Bandwidth BW 22.05 kHz
Sampling Frequency Fs 11.2896 MHz
Oversampling Ratio R 256
Samples Number N 65536
Integrator gains b, b2 0.5
Power Supply Vref 1V
Speciﬁcation and test-related constraints are deﬁned based on the test method described in
chapter 1 (Figure 1.2). Similarily, the tester components characteristics are derived from the
industrial HP83000 ATE datasheet (Dantes HP83000, 1998) used for the speciﬁcations test. In
this example we consider only one tester component, namely the HP83000 ATE power supply
component characteristics.
4.3.1 Identiﬁcation of Relevant Speciﬁcation and Test-related Constraints and Tester
Components Characteristics
In general, for ADC performance speciﬁcations, the most important constraints we are in-
terested to consider are summarized in chapter 1 (Table 1.1, columns 2 and 3). We apply
these speciﬁcation and test-related constraints to the 16-bit sigma-delta modulator presented
in (Brigati et al., 1999). Likewise, we add the requirements related to the physical connection
interface between the DUT and the test instruments. In addition, we consider the tester compo-
nent characteristics as the periodic and random deviation (PARD) speciﬁcation of the HP83000
ATE power supply block. PARD is deﬁned as the sum of all ripple and noise voltages measured
over a certain bandwidth (Crandall, 1997). Note that, the variation in the analog input signal
amplitude for the HP83000 ATE, is estimated in (Comte et al., 2003) based on the summation
of a constant term and a term proportional to the nominal value of the signal amplitude. The
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total variation is given by the following expression:
ΔA = (
0,01
100
)∗A+ c (4.2)
where A and represent, respectively, the input signal amplitude and the constant term. This
constant term is estimated as being 4mV for low amplitude signals and 5mV for high amplitude
signals (Comte et al., 2003).
To sum up, we formalize the system of speciﬁcation and test-related constraints with the tester
component characteristics as follows:
spec/testcst−with−T.Cch. =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
Possible measurement errors due to input signal amplitude variation.
Number of samples ≥ N
Number of periods ≥ M
Stimulus p-p amplitude < FS
CLi∈ [CLimin, CLimax]
PARD ≤ ρ
where N, M and FS represent, respectively, the number of samples considered to perform the
FFT, the number of periods of the input sine-wave during acquisition and the ADC full scale
range. CLi and ρ represent, respectively, the DUT input load capacitance and the acceptable
maximum level of the tester power supply PARD.
4.3.2 Sigma-Delta Modulator Behavioral Model
A sigma-delta modulator is one of the most effective forms of ADCs. Its applications involve
communication systems, sensors and professional audio. In this case study, we have repro-
duced the behavioral model of the sigma-delta modulator presented in (Brigati et al., 1999).
The model is illustrated in Figure 4.13. It is developed in a Matlab/Simulink environment (The
Mathworks Inc., 2011).
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Figure 4.13 Sigma-Delta Modulator Behavioral Model
(Brigati et al., 1999)
In order to enable a more realistic performance analysis, at the behavioral level, the essential
non-idealities affecting the sigma-delta modulator performance have to be taken into account
in the design model. These include sampling jitter, kT/C noise and operational ampliﬁer pa-
rameters (noise, ﬁnite gain, ﬁnite bandwidth, slew-rate and saturation voltages). A detailed
description of the design model, the considered effects and the implementation details is pro-
vided in (Brigati et al., 1999).
In our example, only the non-idealities of the ﬁrst integrator are considered as illustrated in
Figure 4.13. More speciﬁcally, sampling jitter, kT/C noise and operational ampliﬁer noise are
considered separately (combined effects are not considered in this work).
In what follows, we verify the sigma-delta modulator speciﬁcations in the presence of speci-
ﬁcation and test-related constraints with the tester component characteristics as formalized in
(spec/testcst−with−T.Cch.).
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4.3.3 Veriﬁcation Results
We simulated the sigma-delta modulator behavioral model for both ideal case (without any non-
linearity) and when non-idealities (e.g., sampling jitter, kT/C noise and operational ampliﬁer
noise) are introduced. These non-idealities are considered separately.
Firstly, the simulations were conducted without speciﬁcation and test-related constraints and
tester components characteristics. The simulation results for the ideal sigma-delta modula-
tor are shown in Figure 4.14. Table 4.5 (columns 2 and 3) summarizes the results obtained
when non-idealities including sampling jitter, kT/C noise and operational ampliﬁer noise are
considered separately. The obtained results are the same as in (Brigati et al., 1999) and no
speciﬁcation violation detected.
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Figure 4.14 Simulation results of the SNDR and Resolution
(Rbit) speciﬁcations: Results without speciﬁcation and test-related
constraints and tester components characteristics
Secondly, in order to assess the impact of the previously deﬁned speciﬁcation and test-related
constraints as well as the tester component characteristics (spec/testcst−with−T.Cch.), we have
redeﬁned the SNDR and resolution (Rbit) speciﬁcations as follows:
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spec/testcst−with−T.Cch. =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
SNDR 101.5 dB
Resolution 16 bits
Number of samples ≥ 65536
Number of periods ≥ 16388
Stimulus p-p amplitude < 1V
CLi∈ [10, 100] nF
PARD ≤ 4mV
The variation in the analog input signal amplitude for the HP83000 ATE, is calculated using
Equation 4.2 which gives ΔA= 0.004V. The simulations were conducted for different values of
PARD (tester power supply characteristic), with HP83000 power supply characteristic (PARD
≤ 4mV) and with the HP6655A characteristic (PARD = 7mV).
Table 4.5 Simulation results with and without
speciﬁcation and test-related constraints and tester
components characteristics
Res. without spec/test-rel. Res. using Constraint-Based-PC Algorithm
csts & tester comp. charac. HP 83000 P.S charac. HP 6655A charac.
SNDR [dB] Rbit [bits] SNDR [dB] Rbit [bits] SNDR [dB] Rbit [bits]
Ideal modulator 101.5 16.56 [101.1 101.5] [16.50 16.56] 95.60 15.59
Sampling jitter (Δτ = 8 ns) 98.6 16.09 [98.40 98.80] [16.06 16.13] 90.9 14.81
Switches (kT/C) noise (Cs = 5 pF) 98.7 16.11 [98.50 99.30] [16.07 16.20] 91.8 14.95
Op-amp noise (Vn = 50 μVrms) 96.6 15.75 [95.60 97.20] [15.59 15.86] 80.2 13.02
Veriﬁcation Status Veriﬁed Veriﬁed Violated
The results are summarized in Table 4.5 (columns 4-7). From Table 4.5, it can be noted that,
the SNDR and resolution (Rbit) speciﬁcations have failed due to high level of the PARD spec-
iﬁcation of the tester power supply and test conditions. In reality, one may come across such
a level since a power supply with less better quality is less expensive and attractive solution
especially in a customer test environment.
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In this case, for the HP6655A power supply (with PARD = 7mV), the obtained results (Table
4.5 (columns 6-7)) correspond to the worst-case value of each speciﬁcation, considering the
ideal modulator and the modulator with non-idealities including sampling jitter, kT/C noise
and operational ampliﬁer noise. The effect of speciﬁcation and test-related constraints in com-
bination with the tester power supply characteristics and the modulator non-idealities can sig-
niﬁcantly degrade the required resolution (13bits) as shown in Figure 4.15.
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Figure 4.15 Simulation results of the SNDR and Resolution
(Rbit) speciﬁcations:Results with speciﬁcation and test-related
constraints and tester components characteristics
It is interesting to note that the authors in (Brigati et al., 1999) have shown that the SNDR and
resolution (Rbit) speciﬁcations are satisﬁed. However, that is not the case when the effect of
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speciﬁcation and test-related constraints combined with the tester power supply characteristics
are considered. In fact, only a complete and detailed deﬁnition including all the additional
speciﬁcation and test-related constraints as well as the tester power supply characteristics en-
sures that the required speciﬁcations are satisﬁed (Table 4.5, columns 4-5) otherwise the design
performances degrade and the algorithm reports a speciﬁcation violation. The effect of spec-
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Figure 4.16 Shmoo Plotting of Sigma-Delta Modulator Results.
iﬁcation and test-related constraints combined with the tester power supply characteristics on
the sigma-delta modulator can be observed using shmoo plots as shown in Figure 4.16. The
ﬁgure is shown only for the input connecting capacitor with respect to the requirements related
to the physical connection interface between the DUT and the test instruments. The capaci-
tance values are generated using Speciﬁcation/TestRelatedConstraintsValuesAssignment (line
2 in Algorithm 3.1, chapter 3) function. At each capacitance value, the power supply PARD
is swept based on the tester characteristics used and the result is treated by writing either ’1’
for functional or ’0’ for non-functional design. It can be clearly seen that for higher values of
PARD (> 4mV), the sigma-delta modulator failed its speciﬁcations.
The above simulation results were derived for a sigma-delta modulator with non-idealities
considered separately and with test-related constraints only on the input connecting capacitor.
Current research interests entail combining all the modulator non idealities and adding test-
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related constraints on the output connecting interface. The methodology will be also applied
to a 3D sigma-delta modulator.
4.4 Complexities and Costs of the Proposed Constraint-based Veriﬁcation Approach
In the following, we ﬁrst recapitulate the performance of the proposed constraint-based veriﬁ-
cation algorithm using the previous benchmark circuits. We next discuss the complexity and
costs of our method. Table 4.6 shows simulation run-times for the three circuits studied in the
previous section. As can be seen from the table 4.6, the total elapsed time necessary to process
all the veriﬁcation tasks can be several hours. For example, it takes about 2 hours to adequately
verify the frequency synthesizer IC reference spur speciﬁcation at frequencies around 500 MHz
with data accumulation in the 1 to 2 Gbyte range.
Table 4.6 Simulation Run-Times of the
constraint-based property checking algorithm
Circuit Speciﬁcations Time
Lock time 387 seconds
Frequency Synthesizer IC Output Frequency 387 seconds
Reference Spurs 2 hours 6 minutes
3D Clock Tree Clock Skew 27.8 seconds
Sigma-delta Modulator SNDR 3.2 minutes
Resolution 3.2 minutes
In general, the overall complexity of our method depends on the number of input speciﬁcations
as well as the number of their speciﬁcation and test-related constraints. Indeed the running time
of the algorithm involves computing all the required speciﬁcation and test-related constraints
for each input speciﬁcation, checking if they are adequately deﬁned and within the speciﬁed
range of values which comes at the cost of additional CPU time and sometimes high memory
consumption. This means, for a given set of n input speciﬁcations with m input constraints it
takes O(n*m) to verify the circuit benchmark speciﬁcations.
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4.5 Summary
In this chapter, we used the proposed methodology to verify the speciﬁcations of a CP-PLL
frequency synthesizer and a 3D clock tree IC, where a number of out-of-speciﬁcation failures
was detected due to speciﬁcation and test-related constraints violation, thereby proving that the
proposed approach is efﬁcient in ﬁnding bugs early in the design process. We showed that the
guaranteed speciﬁcations (with respect to the design datasheet) apply only with a complete and
detailed deﬁnition including all the additional speciﬁcation and test-related constraints other-
wise the design performances degrade and the algorithm reports a speciﬁcation violation. Find-
ing these out-of-speciﬁcation failures early in the design process is advantageous and valuable
as it allows designers to make the necessary changes before committing designs to manufac-
ture which reduces the risk of costly errors caused by incomplete details in the speciﬁcation
documents.
In addition to speciﬁcation and test-related constraints, tester components characteristics were
considered during the modeling and veriﬁcation phases in order to assess the impact of the
mixed-signal tester inaccuracies on the reliability of the speciﬁcations test. The extended ap-
proach was applied to sigma-delta modulator where a number of out-of-speciﬁcation failures
was detected due to speciﬁcation and test-related constraints and tester components character-
istics violation. Advantages of the extended approach are robustness and ﬂexibility to account
for external mixed-signal tester components characteristics. Likewise, the approach estimates
the acceptance/rejection of AMS circuits with reference to these characteristics. Nevertheless,
the approach presents some limitations as it inherits the coverage limitation drawbacks from
standard simulation techniques. In addition, the veriﬁcation of some complex speciﬁcations
needs the gathering of simulation data which can cost a lot of memory resources.
CONCLUSION AND RECOMMENDATIONS
The need for efﬁcient veriﬁcation approaches that allow ﬁrst pass success to complex AMS
designs is becoming more of a requirement rather than a luxury. That was motivated by the fast
production ramp-ups and tight budget constraints. Indeed, the AMS design process confronts
two major obstacles: The ﬁrst obstacle is that the complexity inherent in such systems places
a burden on written speciﬁcations documents (speciﬁcations requirements tend to suffer from
ambiguity). The second obstacle is the stringent testing requirements that must be accounted
for to adequately meet these speciﬁcations. In this thesis, we have presented a constraint-based
veriﬁcation methodology that addresses both obstacles. The methodology is based on the early
insertion of test(s) associated with each design speciﬁcation. It allows to integrate speciﬁcation
and test-related constraints in a simulation-based veriﬁcation environment at the system level.
The concept of early insertion of tests clearly demonstrates its feasibility to make apparent
hidden out-of-speciﬁcation failures, usually dealt with during the test phase after committing
designs to fabrication, at higher levels of abstraction. In that it avoids the omission of important
speciﬁcation and test-related constraints such that the tests cannot be properly achieved. In
addition, it helps in the early discovery of ambiguous, missing and incomplete speciﬁcations
by forcing a detailed analysis of all speciﬁcations. Since industrial veriﬁcation techniques
are based on simulation, we believe that our methodology can be quite helpful in developing
successful AMS designs. The thesis contributes in three main directions.
1. Firstly, it provides a systematic analysis of the completeness and coherence of AMS
designs speciﬁcations with respect to speciﬁcation and test-related constraints. Accord-
ingly, it allows to perform a worst-case tolerance analysis through which the tolerance
levels on each of the speciﬁcation and test-related constraints are identiﬁed. These are
then used to assign the appropriate values (oftentimes not clearly speciﬁed or not pro-
vided in the speciﬁcations documents) to the constraints. The analysis showed its ef-
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fectiveness to complement (or to add when missing) the deﬁnition of certain constraints
values.
2. Secondly, it presents a ﬁrst attempt to automatically assess the impact of test-related
constraints on AMS designs performance at a high level of abstraction. The idea is to in-
tegrate speciﬁcation and test-related constraints into the AMS design behavioral model
whose output is evaluated in a simulation-based veriﬁcation environment. The advan-
tage of the proposed methodology is that the best compromise between functionality,
performance, and test can be reached since speciﬁcations and test requirements become
another set of prioritised constraints that must be considered. The methodology has been
gainfully applied on a CP-PLL frequency synthesizer and a 3D clock tree veriﬁcation,
where different out-of-speciﬁcation failures were detected due to speciﬁcation and test-
related constraints violation, thereby enhancing the detection of hidden bugs as early as
possible in the design process.
3. Thirdly, it presents a methodology to handle additional set of performance features de-
rived from the mixed-signal tester components used for speciﬁcations tests. The combi-
nation of speciﬁcation and test-related constraints with tester’s instrument characteristics
allows to assess the impact of the mixed-signal tester inaccuracies on the reliability of
the speciﬁcations test. The methodology estimates the acceptance/rejection of the AMS
design with respect to the tester’s characteristics. The practical effectiveness of the pro-
posed framework is compared for a sigma-delta modulator.
The approach we outlined in this thesis is a ﬁrst step towards integrating speciﬁcation and
test-related constraints into veriﬁcation strategies of AMS designs. In this light, our ﬁndings
open a new avenue for research that may contribute to the development of successful complex
AMS designs. As future work, more investigation is needed to improve the approach to verify
important speciﬁcations related to industrial problems. For example, adding more features to
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strengthen the capabilities of the approach to handle industrial 3D ICs. Also, the constraints
extraction from the speciﬁcations documents is done manually, investigating alternative im-
plementations is needed to automate the extraction. As formal veriﬁcation techniques such
as model checking started lately gaining more attention in industry, a research direction to
use model checking for proving the properties of 3D ICs in the presence of speciﬁcation and
test-related constraints can be explored.

APPENDIX I
A CONSTRAINT-BASED PROPERTY CHECKING TOOL FOR 2D AND 3D AMS
DESIGNS
The overall thesis framework is established as a Constraint-based Property Checker tool for
automatic modeling and veriﬁcation of AMS designs in the presence of speciﬁcation and test-
related constraints. The tool is implemented using Matlab based object-oriented approach in
form of object classes and functions. Figure I-1 illustrates the UML package diagram summa-
rizing the tool’s classes and their relationships.
Figure-A I-1 UML Package Diagram for the Constraint-based
Property Checking Tool
The classes are deﬁned as follows:
1. Speciﬁcation_Class: This class deﬁnes the circuit speciﬁcations with speciﬁcation and
test-related constraints. The method get_Constraints_Tolerance_Limits is used to get the
tolerance limits for each constraint. These tolerance limits deﬁne the range of values in
which speciﬁcations are guaranteed to pass the test. set_Circuit_Specs is used to set the
speciﬁcations and their associated constraints to the speciﬁed intervals. This is useful to
complement the deﬁnition of certain constraints values that might not be deﬁned in the
design preliminary datasheet.
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2. Constraints_Class: This class provides the tolerance levels on each of the speciﬁcations
constraints based on their nominal values. This is done using Compute_Tolerance_Limits
method in which each constraint’s value is varied in a predeﬁned percentage increment or
decrement Delta. Speciﬁcation/Test_Related_Constraints_Values_Assignment method is
used to assign a value to each constraint parameter. An example of such an assignment
would be to use values at the limits of the tolerance for a given constraint parameter.
3. Circuit_Class: This class deﬁnes the AMS design model initially provided by the de-
signer. Load_Circuit_Conﬁguration returns the initial circuit netlist with the initial con-
ditions of the circuit current and voltages, step size, and simulation parameters. On the
other hand, get_Circuit_Output is responsible for calling the PSpice circuit simulator
with the obtained input netlist and saving the generated output. It also parses the output
report generated by the simulator and extracts the required data.
4. Netlist_File_Generation_Class: Based on the initial AMS circuit netlist, this class gen-
erates a new netlist ﬁle that represents the AMS design behavioral model with the addi-
tional speciﬁcation and test-related constraints. The output is a ﬁle with a speciﬁc exten-
sion, such as ’.cir’ which is then fed into the PSpice circuit simulator. During netlist gen-
eration, Generate_Circuit_Netlist method operates in two modes: 1. A read mode that
reads the input ﬁles containing the initial AMS circuit netlist and the extracted speciﬁca-
tion and test-related constraints. 2. A create mode during which it integrates the speci-
ﬁcation and test-related constraints into the initial AMS circuit netlist. Constraints inte-
gration requires the position at which additional speciﬁcation and test-related constraints
should be inserted. This is determined a priori using Search_Constraints_Insert_Position
method that ﬁnds the position of a target constraint within the initial AMS circuit netlist.
This class includes a built-in checker that checks whether a test scheme is deﬁned for
each speciﬁcation. In case there is no test scheme deﬁned for a given speciﬁcation, an
error message indicating a missing test scheme is generated. This means a successful
netlist ﬁle generation requires the deﬁnition of a test scheme together with the associated
constraints for each speciﬁcation.
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5. Output_Post_Processor_Class: This class is used when a certain amount of post pro-
cessing is necessary to make sense of the extracted output data. Depending on the circuit
output, the Output_Post-processor method is used for post-processing the simulation re-
sults from PSpice circuit simulator.
6. Property_Checker_Class: This class performs the speciﬁcations monitoring on ofﬂine
simulation traces. Check_property() method is used to evaluate whether or not a target
speciﬁcation is satisﬁed for a given simulation trace in the presence of speciﬁcation and
test-related constraints.
7. Graphics_Class: This class allows to display the veriﬁcation results obtained from the
Property_Checker_Class.
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